




1 2

Verilog rule: if the destination is shorter than the source, the least significant bits of the source are used.




3





5 6



Is this a bitwidth mismatch?

wire [7:0] offsety;
assign offsety = offsety+1;

Rule: if you add two numbers, the bitwidth of the result is the maximum width of the two inputs.

So, this this case, the constant 1 is treated as 32 bits wide

So the result is 32 bits wide.

You are assigning it to an 8 bit bus, so you should expect a warning

7

Is this a bitwidth mismatch?

wire [7:0] offsety;
assign offsety = offsety + 1'bl;

In this case, there is theoretically no bitwidth mismatch, since the result is 8 bits wide, and the tools let you do this

(But, really, if it were civilized it would scream at you that $8\mbox{'b1} + 1\mbox{'b1}$ is nonsense)

Sign Extension

But, it does work as you think, it just truncates the upper 24 bits.

Actually, it is a bit more complicated than this:

For an addition:

- Each operand is extended to the width of the largest (including the left-hand side)
- Addition is performed
- Result is truncated to fit into the result

If all operands are unsigned, \boldsymbol{zero} $\boldsymbol{extension}$ is done by padding with 0

9

Sign Extension

wire [3:0] A, B; wire [4:0] SUM; assign SUM = A + B;

In this case, A and B are ${f not}$ so they are ${f zero-extended}$ to 5 bits by including a 0 in the MSB

The result is assigned to SUM which is a 5 bit register (allows for carry)

Sign Extension


Tricky:

10

If all right-hand expressions are signed, then the result is sign-extended: the sign bit is replicated left as many bits as req'd

If any right-hand expression is unsigned, then the result is zero-extended: 0 padding for all operands (even the signed ones!)

11 12



Getting rid of warnings:

wire [7:0] radius;
assign radius = 8'd40;

wire [7:0] offsety;
assign offsety = offsety + 8'b1;

More explicit, probably always a good idea.

14

13

defparam
You can define/use parameters like this:

module adder b (sum, cout, a, b);
parameter width = 16;
input [width-1:0] a;
input [width-1:0] b;
output [width-1:0] sum;
output cout;

assign (cout, sum) = a + b;
endmodule

{A,B} is the concatenation operator
Makes a new, wider "bus" by putting bits from A
in the MSB position, bits of B in the LSB position

defparam You can over-ride parameters like this: Top Level adder_b u0 (sum, cout, a, b); Module being defparam u0.width = 8; instantiated module adder_b (sum, cout, a, b);
parameter width = 16; input [width-1:0] a; input [width-1:0] b; output [width-1:0] sum; output cout; assign {cout,sum} = a + b; This would make an 8-bit adder

15 16

Short-cut:

Top Level

adder_b #(8) u0 (sum, cout, a, b);

module adder b (sum, cout, a, b);

parameter width = 16;
input [width-1:0] a;
input [width-1:0] b;
output [width-1:0] sum;
output cout;


This would
make an 8-bit
adder

defparam

Module being
instantiated


module adder b (sum, cout, a, b);
parameter width = 16;
input [width-1:0] a;
input [width-1:0] b;
output cout;

assign {cout, sum} = a + b;
endmodule



17 18

Slide Set 9.5, Handouts Page 3



Summary

It is important to always be aware of bit-width mismatches.

Ideally, you will write code that has none. Then, if you see a bit-width mismatch warning, you will know something is wrong.

When you are debugging, these bit-width mismatch warnings would be a good place to start.

20