

Development Process Problem statement Interface specification Ports, timing diagram, invariants Test suite, part 1 Black-box tests (ie, independent of exact implementation) Algorithm definition and circuit diagram Both datapath and control signals For complex problems, divide into modules (and use hierarchy!) Test suite, part 2 Clear-box tests (ie. implementation-dependent) RTL implementation Each module needs a unit testbench (testing only that module) Verification (simulate with ModelSim) Fix bugs until all modules pass unit tests Fix bugs until full design passes all testsuites Add a test for each bug not caught by unit tests, testsuite Pre-fabrication and validation (synthesize and test with Quartus)

If constraints (timing, resources) violated, go back to step 4 and re-do

9. Production!

4

1 2

Development Challenges

- · FPGA design is cheap
- · Fabricating a custom chip (ASIC) is very costly
 - Upwards of \$1million
- · Using a buggy FPGA or ASIC design in a system is extremely costly
 - System redesign
 - · Shipped to customers? Failures, recalls, liability
- Verification is often the longest step in design process
 - Labour → very costly
 - Needed to avoid above costs (fabrication, system redesign, customer recalls)
- Why write tests first?


3

· Think about requirements harder → get it right early

Problem statement
Inputs: x, a
Outputs: p = xa
For unsigned integers a, x, p

Decisions
Width of x, a, p in bits?
32 bits for x, p 5 bits for a


Combinational circuit? (large circuit, possible for small bit widths) or
Sequential circuit? (takes multiple clock cycles).




Interface (timing)


-start
-x(31:0)
-a(4:0)
-a(4:0)
-a(4:0)
-c(x)


5 6







1





10 11





12 13

System Verilog Implementation

```
module powlimput topic til, input topic (rst.s. input topic (stell a, input topic (stell a), inp
```

Finishing Up!

- · Clear-box tests for your implementation
- Verification
- · Simulate in ModelSim
- Fabrication
 - Synthesize in Quartus → bitstream, post-synthesis netlist
 - · Validation: test bitstream using DE1-SoC
 - · Validation: simulate post-synthesis netlist in ModelSim

14

--- \/---ii--- O--i-I-Ii----

- More Verilog Guidelines
- sequential, use <= (non-blocking assignment)
 latches, use <= (non-blocking)
- 3. combinational logic in always block, use = (blocking)
- 4. seq. and comb. logic in same always block, use <= (non-blocking)
- 5. do not mix = and <= assignments in the same always block
- do not make assignments to the same variable from more than one always block
- 7. Use \$strobe to display values that use <=
- 8. Do not make assignments using #0 delays

16

15