




## Tutorial 5 Addendum: Simulating PnR Circuit

ELEC 402 - Updated Nov. 17, 2021


To simulate our PnR generated layout, we need to set up our testbench and model libraries in Virtuoso to simulate properly. This tutorial follows **after** the Place and Route tutorial when we have the schematic symbol, schematic, and layout in Virtuoso. The following shows where we left off:



To create a testbench and simulate our PnR layout, follow the below steps:



## Steps

1. Create a new library for your testbench. Here, “MYLIB” library is created with a schematic cell called “up\_counter\_tb”:



2. Open the schematic and create your testbench. Here, “vsource” components are taken from “analogLib” to generate signals and VDD (see below images for their settings).

**IMPORTANT:** Recall we specified a global net called “VSS” during place and route. This global net is actually called “VSS!” in the schematic (descend into the “up\_counter” symbol and descend into gates until you reach the transistor level schematic to see how “VSS” is connected to “VSS!”). **To connect the “gnd” symbol to “VSS!”, we need to use the “cds\_thru” cell from the “basic” library and connect to a wire that has the label “VSS!” (see schematic below).** This ensures “gnd” is connected to the transistors.



Apply To

only current

instance

Show

system

user

CDF

Browse

Reset Instance Labels Display

Property	Value	Display
Library Name	analogLib	off
Cell Name	analogLib	off
View Name	sybo1	off
Instance Name	V0	off

Add

Delete

Modify

User Property	Master Value	Local Value	Display
IsIgnore	TRUE		off

CDF Parameter	Value	Display
DC voltage	0 V	off
Source type	pulse	off
Frequency name 1		off
Delay time		off
Zero value	0 V	off
One value	1 V	off
Period of waveform	T s	off
Rise time	10p s	off
Fall time	10p s	off
Type of rising & falling edge	linear	off
Pulse width	T/2 s	off
Display small signal params		off
Display temperature params		off
Display noise parameters		off
Multiplier		off

OK

Cancel

Apply

Defaults

Previous

Next

Help

Apply To

only current

instance

Show

system

user

CDF

Browse

Reset Instance Labels Display

Property	Value	Display
Library Name	analogLib	off
Cell Name	vsource	off
View Name	sybo1	off
Instance Name	V1	off

Add

Delete

Modify

User Property	Master Value	Local Value	Display
IsIgnore	TRUE		off

CDF Parameter	Value	Display
DC voltage		off
Source type	pwl	off
Frequency name 1		off
Waveform Entry Method	<div><div>File</div><div>Voltage/Time points</div></div>	off
Number of PWL/Time pairs	3	off
Time 1	0 s	off
Voltage 1	1 V	off
Time 2	(2*T) s	off
Voltage 2	1 V	off
Time 3	(2.01*T) s	off
Voltage 3	0 V	off
Delay time		off
DC offset		off
Time scale factor		off
Desired rms value		off

OK

Cancel

Apply

Defaults

Previous

Next

Help

Apply To

only current

instance

Show

system

user

CDF

Browse

Reset Instance Labels Display

Property	Value	Display
Library Name	analogLib	off
Cell Name	vsource	off
View Name	sybo1	off
Instance Name	V2	off

Add

Delete

Modify

User Property	Master Value	Local Value	Display
IsIgnore	TRUE		off

CDF Parameter	Value	Display
DC voltage	1 V	off
Source type	dc	off
Display small signal params		off
Display temperature params		off
Display noise parameters		off
Multiplier		off

OK

Cancel

Apply

Defaults

Previous

Next

Help

Apply To

only current

instance

Show

system

user

CDF

Browse

Reset Instance Labels Display

Property	Value	Display
Library Name	analogLib	off
Cell Name	vsource	off
View Name	sybo1	off
Instance Name	V3	off

Add

Delete

Modify

User Property	Master Value	Local Value	Display
IsIgnore	TRUE		off

CDF Parameter	Value	Display
DC voltage	1 V	off
Source type	dc	off
Display small signal params		off
Display temperature params		off
Display noise parameters		off
Multiplier		off

OK

Cancel

Apply


Defaults

Previous

Next


Help

- After creating your testbench schematic, open ADE L and set your simulator to “Spectre” and set your model libraries according to the following (ensure that only one gpdk045.scs library is checked and “Section” is set to “mc”):



**OPTIONAL:** You can set the “Section” parameter to other process corners to run simulations.

- Set up your simulation settings and parameters. Then, “Netlist and Run”



- Simulation window will open up where you can see the results:

