

) IBL duces Vth	1) Choose the right answer (3 pts):	т	E				
	a) Threshold voltage increases as we increase V_{ds} in short channel devices	T	F				
-is an xponential efendence	b) Pesudo NMOS design draws static current when output is low	1					
	c) Gate leakage quadratically increases with decreasing gate oxide thickness	Т	F				
	c) What is the effect of changing the substrate bias voltage, V_{SB} from 1 V to 0 V for a MOS device. Answer either increase, decrease or no change. Estimate the percentage change if you picked "increase" or "decrease" and show your work for estimates. Use $2 \phi_F =0.8V$ and $\phi_B=0.9V$ (built-in junction potential), Vdd = 1.2V (4pts).						
	a) Source junction cap, C _J increase by 45% decrease by%	no change	е				
	b) Threshold voltage, Vth : increase by% decrease by%	no chan	ge				
a) cj	$= \frac{Cj \sigma A}{(1 - \frac{VJ}{\varphi_B})^{1/2}} \xrightarrow{CJ_2} \frac{CJ_2}{(1 - \frac{VJ}{\varphi_B})} \xrightarrow{VSB = \emptyset} = 0$ $VSB = \emptyset = 0$	>VJ=	-1 d bias				
EJ:	$\frac{(V_{SB=0})}{(V_{SB=1})} = \sqrt{\frac{(1-(-1)/0.9}{1}} \approx 1.45 \implies 45\% \text{ in } 0$	Voltag Trease	•				
b)	VT=VT4+8 (VSB+29F-V29F)						
VT,=0.4+0.2(VI+0.8-V0.8)=0.49V							
	$VT_2=VT_{\phi}=0.4V$ $\frac{VT_2}{VT_1}=\frac{0.4}{0.49}=0.82=$	18% d	e Cross e				

re


Heb

2. Which of the following two circuits switches faster as the input toggles? And Why (one sentence only) (2 points)






b) What is the function implemented by the following circuit (after the inverter) (3 pts) size transistors to achieve the minimum delay (4 pts)





3. The following pictures show SR-latch implementation using NOR gates (and truth table just for your reference). Design the size of devices (i.e. Widths of transistors) in NOR to deliver a worst-case delay of 400 ps from S to Q in a 90 nm technology (you can assume L = 100nm for simplicity). Assume there is an external capacitance of 200 fF attached to both Q and Q_bar which dominates capacitance, i.e. you can ignore device capacitance. (6 points)



b) Assuming a noise-free environment what is the minimum signal swing required at the input of a 3-input NAND gate to ensure the output switches reliably for all possible input pattern

combinations (Wn = 300 nm, use table at the end for more parameters if needed) (4 points)





5. If the rise and fall propagation delay for the inverters in the following figure are different and denoted by T_{PHL} and T_{PLH}, respectively, what is the frequency of oscillation for the ring oscillator with "N" inverters in the loop? (3pts)

It has to go though the loop twice to

get to original state

So To = STPHLT STPLH

N stages

F= 1

Stplit + STPHL N (TPLH TPHL)

Calculate the frequency of oscillation if each inverter is built as shown below (6pts).

RpD=Regax = 15kn x o.1 = 1.5kn W/L=0.4um/0.1um

Ripu=Reqpx = 30kmx0.1 = 7.57km

out

tot = Ceffx (WN+Wp) + Cgx WN

NMOS PMOS

= 1 ff/ra(1+0.4m) + 2ff/(1/m) only drives
an NMOS

an NMOS R:pv=Reapx==30knx0.1=7.57kn

NO 0.7 required (

Decause circuit is

Self-driving, it is

TPLH = 7.5 KM x 3.4 FF = 25.5 PS

Toup input, no external

Source

F =

(5.1 ps + 25.5 ps) = 6.53 GHZ