
ELEC 402


Dynamic Logic Design (Transfer Gates) Lecture 11

Reza Molavi
Dept. of ECE
University of British Columbia
reza@ece.ubc.ca


Slides Courtesy : Dr. H. Djahanshahi (Microsemi), and Dr. Res Saleh (UBC)

Pass Transistor – Dynamic Storage Concept


NMOS




(a)




(c)




PMOS



(b)



(d)



Good


A bit problematic

Transfers an input signal unaltered to the output when gate is ON


Hold the output value on output Capacitance when the gate is OFF (High – Z)

- Not always a DC path to Gnd or supply
- Prone to error from environment


Single Pass Transistor Shortcoming



(a)



(b)





The output can only climb up within one threshold voltage (V_t) of voltage applied to gate (in NMOS) – opposite applies for PMOS

That is why (a) and (b) produce the same output but (c) is a different output voltage. .

Issues with Pass Transistors

Capacitive feed through

- Just as the switch (pass gate) is turning off there might be sudden change in the output value due to capacitive voltage division between the C_f and output capacitance (C_{gnd} in the figure)
- Not desirable, the stored value would be different/degraded




(a) Positive feedthrough

(b) Negative feedthrough

Case (a) is an issue for PMOS

Case (b) is an issue for NMOS


Capacitive Feedthrough



Charge equilibrium between two
Series-connected capacitors

$$C_f(V_1 - V_2) = C_{\text{gnd}}V_2$$

$$V_2 = \frac{C_f V_1}{C_f + C_{\text{gnd}}}$$




If abrupt
change in V_1

$$\Delta V_2 = \frac{C_f \Delta V_1}{C_f + C_{\text{gnd}}}$$

We need to know the value of C_{GS} and C_{out} to
Properly calculate this change (need to know what
Region of operation the switch is **throughout the change**)


Capacitive Feedthrough - Example

In the circuit below with the input at 1 V, what is the initial value of output when the clock is at 1V. Estimate the final value after the clock goes low. Repeat the problem when the input is 0 V. Assume that devices are $4\lambda / 2\lambda$ in 45 nm technology.




Capacitive Feedthrough - Example

In the circuit below with the input at 1 V, what is the initial value of output when the clock is at 1V. Estimate the final value after the clock goes low. Repeat the problem when the input is 0 V. Assume that devices are $4\lambda / 2\lambda$ in 45 nm technology.



Charge Sharing

If two isolated nodes with different voltages are suddenly Connected they would share the charge, may degrade the stored value



$$Q_{\text{total}} = C_1 V_1 + C_2 V_2$$

before

$$Q_{\text{total}} = (C_1 + C_2) V^*$$

after

$$V^* = \frac{(C_1 V_1 + C_2 V_2)}{C_1 + C_2}$$

New voltage

- Note that after charge sharing (switch turning on) there should still be V_T drop across V_{GS}
- Otherwise the source would not exceed $V_{DD} - V_T$ (see next example)

Charge Sharing – Example


In the following figure, compute the charge-sharing effects for the following 45 nm technology parameters.

- a) $C_1 = 100 \text{ fF}$, $C_2 = 20 \text{ fF}$, $V_1 = 0$, $V_2 = 1\text{V}$
- b) $C_1 = 20 \text{ fF}$, $C_2 = 20 \text{ fF}$, $V_1 = 0$, $V_2 = 1\text{V}$
- c) $C_1 = 20 \text{ fF}$, $C_2 = 100 \text{ fF}$, $V_1 = 0$, $V_2 = 1\text{V}$

$$V^* = \frac{C_1 V_1 + C_2 V_2}{C_1 + C_2} = \frac{(100 \text{ fF} * 0 + 20 \text{ fF} * 1.0)}{(20 \text{ fF} + 100 \text{ fF})} = 0.16 \text{ V}$$

$$V^* = \frac{C_1 V_1 + C_2 V_2}{C_1 + C_2} = \frac{(20 \text{ fF} * 0 + 20 \text{ fF} * 1.0)}{(20 \text{ fF} + 100 \text{ fF})} = 0.5 \text{ V}$$


$$V^* = \frac{C_1 V_1 + C_2 V_2}{C_1 + C_2} = \frac{(20 \text{ fF} * 0 + 100 \text{ fF} * 1.0)}{(20 \text{ fF} + 100 \text{ fF})} = 0.84 \text{ V}$$




(Board Notes)

That is more than $V_{DD} - V_T$, therefore
One side clips to $V_{DD} - V_T$ and the rest
of charge determines the voltage at
other node

CMOS Transmission Gate



Using both control (C) signal and its complementary (\overline{C}) to pass the signal



(Board Notes)


How about clock

Feedthrough?


Is it better or worse than single

The combination of both devices allows proper passage of signal (always one **Strong** and one **Weak** device)


Logic Circuit Design Using TGs



XOR





XNOR



MUX2



- When two TGs are shorted at output, it does '+' operation (like OR)
- When a TG passes 'A' signal with 'C' control, it does '.' operation (like AND)

Example – MUX4 implementation




Which one is faster? We need to quantify the speed just like what we did with CMOS Logic gates

Example – MUX4 implementation




Which one is faster? We need to quantify the speed just like what we did with CMOS Logic gates

Important Design Note



Always do a sanity check
On your TG design to ensure
You have avoided all problematic
Situations (multiple path, no path
Or charge sharing scenario)

Custom Logic Design Using TGs



(Board notes)

Q: Is NMOS of TG needed in OR circuit?


- Strategy:
1. Pick a few of your variables as control signal
 2. Build a truth table
 3. Implement using simple AND/OR/MUX structures introduced
 4. Simplify the circuit (if possible)

Example: Implement the function $F = AB + \bar{A}\bar{B}C + \bar{A}C$ using transmission gates.

Custom Logic Design Using TGs

Example: Implement the function $F = AB + \bar{A}\bar{B}C + \bar{A}\bar{C}$ using transmission gates.

TG Delay Calculation




We need to calculate R_N and R_P and their equivalent parallel resistance

Let's start with the case that we are propagating 0 (A is 0 and B is at V_{DD} but transitioning To 0),

NMOS is partly in Saturation, partly in linear region $R_N = \frac{V_{out}}{I_{Dsat,n}}$ $R_N = \frac{V_{out}}{I_{Dlin,n}}$

PMOS is in saturation till output reaches V_T and then is off) $R_P = \frac{V_{out}}{I_{Dsat,p}}$


TG Delay Calculation - II




(a) $V_{in} = 0 \text{ V}$, $V_{out} = V_{DD} \rightarrow 0 \text{ V}$

- NMOS resistance decreases as device enters linear from saturation (remember $I_{deminas}$ vs V_{ds} curve)
- PMOS resistance goes to infinity at V_T (switch turns-off)
- The average of value of PMOS resistance roughly is twice that of its saturation value, $R_P \sim 2R_{eqp}$
- The parallel combination of the two resistances remains constant!

TG Delay Calculation - Resistance



(a) $V_{in} = 0\text{ V}$, $V_{out} = V_{DD} \rightarrow 0\text{ V}$



(b) $V_{in} = V_{DD}$, $V_{out} = 0\text{ V} \rightarrow V_{DD}$

$$R_{TG} = R_N // R_P = R_{eqn} // 2R_{eqp} \approx R_{eqn} // 4.8R_{eqn} = 0.83R_{eqn} \approx R_{eqn}$$

$$R_{TG} = R_N // R_P = 2R_{eqn} // R_{eqp} \approx 2R_{eqn} // 2.4R_{eqn} = 1.1R_{eqn} \approx R_{eqn}$$


Similar Unit resistance due to parallel combination of structures

PMOS and NMOS can be chosen equal size in TG

$$R_{TG} = R_{eqn} \left(\frac{L}{W} \right)$$

Scale with proper W/L

TG Delay Calculation - Capacitance




(a) OFF state

$$C_{in} = C_{out} = C_{eff}(W_n + W_p)$$

$$C_{in} = C_{out} = C_{eff}2W$$

Devices are off, no contribution from gate
Capacitance, only C_{eff} to consider
Equal width for NMOS/PMOS



(b) ON state


$$C_{in} = C_{out} = C_{eff}(W_n + W_p) + \frac{1}{2}(C_g W_n + C_g W_p)$$

$$C_{in} = C_{out} = C_{eff}2W + C_g W$$

Devices are in linear, half the gate capacitance
to Source & drain, therefore both C_g and C_{eff} to
consider Equal width for NMOS/PMOS

Elmore Delay - Review

Useful technique to find a quick hand calculation for RC delay for long chains



$$\tau = R_1 C_1 + (R_1 + R_2) C_2 + (R_1 + R_2 + R_3) C_3$$

$$\tau_i = \sum_k (C_k \times R_{ik})$$


Where Γ_i is the total delay, you have to sum all the RC components in the following steps:

1. Highlight the main path, sum all R's and multiply up by the final C_{main}
2. Find the common resistors between the main path and any other path (R_X) that contains a C_X
3. Sum all the components $\Gamma_i = \sum R_X C_X + R_{\text{main}} C_{\text{main}}$

TG Delay Calculation – Cont'd



Now using Elmore delay and TG delay calculations we can answer last the question

Which of the two MUX4 implementations (slide 12) are faster (assume fan-out of f times 1x inverter)?



Implementation I

Equivalent model



$$t_1 = R_{inv}C_1 + (R_{inv} + R_{TG})C_2 + (R_{inv} + 2R_{TG})C_3 \quad \text{From Elmore}$$

$$C_1 = 3C_{eff}W + C_gW + 2C_{eff}W$$


$$C_2 = C_gW \times 2 + 2C_{eff}W \times 3$$

$$C_3 = 2C_{eff}W \times 2 + C_gW + 3fC_gW$$

$$t_1 = R \left(\frac{29}{21} C_{eff} + \frac{8}{3} C_g + \frac{9f}{6} C_g \right) W$$



$$R_{inv} = R_{TG} = R$$

TG Delay Calculation – Cont'd



Implementation II

Equivalent model



$$t_2 = R_{inv}C_4 + (R_{inv} + R_{TG})C_5 \quad \text{From Elmore}$$

$$C_4 = 3C_{eff}W + 2C_{eff}W + C_gW$$

$$C_5 = 2C_{eff}W \times 4 + C_gW + 3fC_gW$$

$$t_2 = R(21C_{eff} + 3C_g + 6fC_g)W$$

$$R_{inv} = R_{TG} = R$$

Faster

Note that the loading of ON and OFF transmission gates are different!