
Sample Questions

 I-V plot for an NMOS is shown below in a 65nm CMOS process with 1V of supply. The solid curve is the ideal Shockley curve, whereas the dashed curve is from simulation. Identify the nonidealities on the plot, and list the reasons for them. [3]




The slope in saturation region is due to the extra term (1+ λV_{ds}) in saturation current expression creating a linear dependence on V_{ds}

2. (a) (4pts) What is the effect of the changing the substrate-bias voltage, V_{SB} from 0V to 1V on the following characteristics? Answer can be: increases, decreases or no change. Use $2|\phi_F| = 0.8V$ if needed.

threshold voltage, V_T: increases ____ decreases ___ no change ___ source junction cap., C_J: increases ___ decreases ___ no change ___ gate capacitance, C_G: increases ___ decreases ___ no change ___ subthreshold current, I_{SUB}: increases ___ decreases ___ no change ___

(a) Compute the switching threshold of the inverter below and then sketch the voltage transfer characteristics.



(b) (3pts) Re-design the inverter to produce a switching threshold of 0.6V.

$$0.6 = \frac{1.2 - 0.4 + 0.4 \times}{1 + \times}$$

(c) The inverter in part (a) drives 4 identical inverters as shown below. Compute t_{PHL} for the first inverter using simple hand calculations. Input is a step function.


$$t_{PHL} = (0.69) \left(\frac{12.5K}{3}\right) \left(0.99F + 4(2)(0.9)FF\right) = 23ps$$

$$t_{PLH} = (0.69) \left(\frac{30K}{6}\right) \left(0.99F + 4(1.8)PF\right) = 28ps$$

- Consider the logic function X =((A'+B')(C'+D'+E')+F')G', implemented using complementary CMOS.
 - (a) Draw the transistor level schematic.
 - (b) Size the transistors to produce same WC delay as standard inverter

$$X = [(\bar{A} + \bar{B})(\bar{C} + \bar{D} + \bar{E}) + \bar{F}]\bar{G}$$

As each i/p is complemented, while the o/p is not, we can draw the transistor schematic by using the series-shunt convention of NMOS in PMOS!



Alike: De-Morgan's law
$$X = \overline{(\overline{A}+\overline{B})(\overline{c}+\overline{D}+\overline{E})} + \overline{f} + \overline{f} + \overline{f} + \overline{f} = \overline{(\overline{A}+\overline{B})(\overline{c}+\overline{D}+\overline{E})}F + \overline{f}$$

$$= \overline{(\overline{A}+\overline{B})}(\overline{c}+\overline{D}+\overline{E}) \cdot F + \overline{f} = \overline{(\overline{A}+\overline{B})(\overline{c}+\overline{D}+\overline{E})}F + \overline{f}$$

$$= \overline{(\overline{A}+\overline{B})}(\overline{c}+\overline{D}+\overline{E}) \cdot F + \overline{f} = \overline{(\overline{A}+\overline{B})(\overline{c}+\overline{D}+\overline{E})}F + \overline{f}$$

- (c) Which input pattern(s) would give the worst and best equivalent HL or LH delay? [4*1=4]
- (D) Worst case HL Pulldown: All paths have equal resistance \Rightarrow worst case charges max on # of internal caps. Assume $f = G_1 = 0$ initially such that both form paths off. $F = 0; \quad A = B = C = D = E = 1; \quad G: 0 \to 1 \Rightarrow \text{charge on } X \text{ and all internal nodes discharging through } G''$ (2) Worst case L4 hellup: $(X: 0 \to 1)$

F=0; 6=1; A=B=C=D=E=1; $6:1\rightarrow0\Rightarrow$ 6; must charge up internal nodes discharged nodes both in by and to zero the sero

- But case HL Pulldown $(X:1\to 0)$:

 Make as many paths on as possible to minimize resistance (G, A, B, C, D, E, F) all $0 \to 1$
- Best case LH Pullup $(X:0\to 1)$ (G, F, C, O, E, A, B) all $1\to 0$

(e) Sketch the layout (using stick diagrams) in minimum area (i.e. fewest diffusion breaks). [20 (Correct layouts for NMOS & PMOS – 5 each, minimum breaks – 10)]

In 2(0), at shown in red, the pmos path has 4 odd nodes

⇒ will have diffusion breaks

The NMOS path seems fine

