
## Tutorial 5 Addendum: Simulating PnR Circuit

ELEC 402 - Updated Nov. 17, 2021

To simulate our PnR generated layout, we need to set up our testbench and model libraries in Virtuoso to simulate properly. This tutorial follows **after** the Place and Route tutorial when we have the schematic symbol, schematic, and layout in Virtuoso. The following shows where we left off:






To create a testbench and simulate our PnR layout, follow the below steps:


## Steps


1. Create a new library for your testbench. Here, "MYLIB" library is created with a schematic cell called "up\_counter\_tb":




2. Open the schematic and create your testbench. Here, "vsource" components are taken from "analogLib" to generate signals and VDD (see below images for their settings).

IMPORTANT: Recall we specified a global net called "VSS" during place and route. This global net is actually called "VSS!" in the schematic (descend into the "up\_counter" symbol and descend into gates until you reach the transistor level schematic to see how "VSS" is connected to "VSS!"). To connect the "gnd" symbol to "VSS!", we need to use the "cds\_thru" cell from the "basic" library and connect to a wire that has the label "VSS!" (see schematic below). This ensures "gnd" is connected to the transistors.






3. After creating your testbench schematic, open ADE L and set your simulator to "Spectre" and set your model libraries according to the following (ensure that only one gpdk045.scs library is checked and "Section" is set to "mc"):



**OPTIONAL:** You can set the "Section" parameter to other process corners to run simulations.

4. Set up your simulation settings and parameters. Then, "Netlist and Run"



5. Simulation window will open up where you can see the results:

