
Tutorial 5: Place and Route (PnR)

Sean Lam seanlm@student.ubc.ca

Outline

Goal: Synthesize mapped Verilog file, run Innovus to auto-route your Verilog, export GDS and netlist, and simulate.



Previously, we used the 15nm PDK to synthesize a mapped Verilog file and perform layout in 15nm...



15nm PDK is missing files for PnR



We will use 45nm PDK to synthesize our Verilog and run PnR.

```
# Create project directory
```

- >> mkdir Cadence tut5
- >> cd Cadence_tut5

Create synthesis directory


- >> mkdir Verilog
- >> cd Verilog

Source scripts

- >> source /CMC/kits/AMSKIT616 GPDK/underg install.csh
- >> source setup local.csh



Copy the compile script (compile.tcl), timing constraint file (timing.sdc), and System Verilog file (up_counter.sv) from tutorial 2 / assignment 2 to the synth/in folder:



Open the compile script (compile.tcl) in a text editor and change the following lines. We are setting the libraries to reference the 45nm cells and library.

Before

Set PDK Library
set PDKDIR /ubc/ece/data/cmc2/kits/ncsu_pdk/FreePDK15/
set_attribute lib_search_path
/ubc/ece/data/cmc2/kits/ncsu_pdk/FreePDK15/NanGate_15nm_OCL_v0.1_2014_06_Apache.A/front_end/timing_power_noise/CCS
set_attribute library {NanGate_15nm_OCL_worst_low_conditional_ccs.lib}

After

Set PDK Library set PDKDIR /CMC/kits/GPDK45/gsclib045_all_v4.4/gsclib045/ set_attribute lib_search_path /CMC/kits/GPDK45/gsclib045_all_v4.4/gsclib045/timing set_attribute library {slow_vdd1v0_basicCells.lib}



Compile script (compile.tcl) should look like the following:

```
compile.tcl
   Open ▼ 🕩
                                            ~/ELEC402/Cadence_tut5/Verilog/synth/in
# Include TCL utility scripts
include load etc.tcl
# Timestamp
date
# Print status
puts "\n\n> Setting up Synthesis Environment . . ."
# Top level design name variable
set DESIGN up counter
# Set synthesis, mapping, and working directory
set SYN EFF medium
set MAP EFF medium
set SYN PATH "."
set PDKDIR /CMC/kits/GPDK45/gsclib045 all v4.4/gsclib045/
set attribute lib search path /CMC/kits/GPDK45/gsclib045 all v4.4/gsclib045/timing
set attribute library {slow vddlv0 basicCells.lib}
# Read in user Verilog files (add -sv flag for SystemVerilog files)
read hdl -sv ./in/up counter.sv
# Elaboration validates the syntax (elaborate top-level model)
elaborate $DESIGN
# Status update
puts "> Reading HDL complete."
puts "> Runtime and memory stats:"
timestat Elaboration
# Show any problems
puts "\n\n> Checking design . . ."
check_design -unresolved
# Read timing constraint and clock definitions
puts "\n\n> Reading timing constraints . . . '
read_sdc ./in/timing.sdc
# Synthesize generic cell
puts "\n\n> Synthesizing to generic cell . . ."
synthesize -to_generic -eff $SYN_EFF
puts "> Done. Runtime and memory stats:"
timestat GENERIC
# Synthesize to gates
puts "\n\n> Synthesizing to gates . . ."
synthesize -to_mapped -eff $MAP_EFF -no_incr
```

```
# Synthesize to gates
puts "\n\n> Synthesizing to gates . . ."
synthesize -to_mapped -eff $MAP_EFF -no incr
puts "> Done. Runtime and memory stats:
timestat MAPPED
# Incremental synthesis
puts "\n\n> Running incremental synthesis . . ."
synthesize -to_mapped -eff $MAP_EFF -incr
puts "\n\n> Inserting Tie Hi and Tie Low cells . . ."
insert tiehilo cells
puts "> Done. Runtime and memory stats:"
timestat INCREMENTAL
# Generate report to files
puts "\n\n> Generating reports . . . "
report area > ./out/${DESIGN}_area.rpt
report gates > ./out/${DESIGN} gates.rpt
report timing > ./out/${DESIGN} timing.rpt
report power > ./out/${DESIGN}_power.rpt
# Generate output verilog file to be used in Encounter and ModelSim
puts "\n\n> Generating mapped Verilog files . . ."
write_hdl -mapped > ./out/${DESIGN}_map.v
# Generate constraints file to be used in Encounter
puts "\n\n> Generating constraints file . . .
write sdc > ./out/${DESIGN} map.sdc
# Generate delay file to be used in ModelSim
puts "\n\n> Generating delay file .
write_sdf > ./out/${DESIGN}_map.sdf
# Status update
puts "> Synthesize complete. Final runtime and memory:"
timestat FINAL
puts "\n\n> Exiting . . ."
```



Open the System Verilog file (up_counter.sv) and add 'VDD' and 'VSS' as inout ports:

```
up counter.sv
   Open •
            F
                                              ~/ELEC402/Cadence tut5/Verilog/synth/in
/* Name:
* Student ID: XXXXXXXX
* Purpose: A simple up-counter
module up counter (
        input logic clk,
        input logic rst,
        input logic en,
        output logic[7:0] count,
        inout VDD,
        inout VSS
always ff @(posedge clk) begin
        if (rst) begin
        count \leq 0;
        end
        else if (en) begin
        count <= count + 1;
        end
end
endmodule
```

VDD and VSS ports will be used in Innovus to route VDD and VSS rails.




Keep the timing constraint file (timing.sdc) the same. Run synthesis.

```
# From the synth folder
>> source ../setup_local.csh && rc
```

After the checkout process completes, source the compile script >> source ./in/compile.tcl

Note/fix any errors that show in the terminal.






To start using Innovus to perform place and route, create a working directory for place and route:

- # From project directory, create working directory for place and route
- >> mkdir place-n-route
- >> cd place-n-route
- # Source script to set up Innovus, then launch Innovus. NOTE: The 15nm script is used here ONLY # to set up Innovus. We are NOT using the 15nm PDK to perform place and route.
- >> source /CMC/scripts/kit.ncsu_pdk15.csh
- >> innovus –log myinnovus.log


```
seanl@ssh-soc place-n-route]$ source /CMC/scripts/kit.ncsu_pdk15.csh
Setting up environment for NCSU ncsu_pdk FreePDK15 ...
environment setup finished.
 To start Cadence IC:
        virtuoso -log ~/CDSlogs/virtuoso_64140.log &
 seanl@ssh-soc place-n-route]$ innovus -log myinnovus.log
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
                v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
Version:
Options:
                 log myinnovus.log
                Thu Nov 4 23:55:36 2021
                 ssh-soc.ece.ubc.ca (x86_64 w/Linux 3.10.0-1160.15.2.el7.x86_64) (1core*12cpus*Intel(R) Xeon(R) CPU E5-2650 v4 @ 2.20GHz 30720KB)
Host:
                Red Hat Enterprise Linux Server release 7.9 (Maipo)
License:
                         Innovus Implementation System 18.1 checkout succeeded
8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count. Create and set the environment variable TMPDIR to /tmp/innovus_temp_959_ssh-soc.ece.ubc.ca_seanl_ORhqHV.
Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
**INFO: MMMC transition support version v31-84
innovus 1>
```



Innovus window will show. Navigate to File → Import Design.



Set the fields accordingly...






IMPORTANT: Set the LEF files based on the following order:

- 1. ... tech.lef
- 2. ... macro.lef
- 3. ..._multibitsDFF.lef

LEF files found in /CMC/kits/GPDK45/gsclib045 all v4.4/gsclib045/lef



Edit the MMMC file (MMMC.tcl).


Ensure libraries are set as shown.

Set path to synthesized timing constraint file (up_counter_map.sdc).

```
Open ▼ 🕩
                                                                                                    ≣ _ □ ×
                                                    ~/ELEC402/Cadence tut5
# Pass in variables that where defined in the run.1.tcl script
global PDKDIR
global SDC FILE
create_library_set -name lsMax \
   [list /CMC/kits/GPDK45/gsclib045 all v4.4/gsclib045/timing/slow vddlv0 basicCells.lib]
create library set -name lsMin \
   [list /CMC/kits/GPDK45/gsclib045 all v4.4/gsclib045/timing/fast vddlv0 basicCells.lib]
create rc corner -name rcWorst\
   -qx tech file /CMC/kits/AMSKIT616 GPDK/tech/gsclib045 all v4.4/gsclib045/qrc/qx/gpdk045.tch \
   -preRoute res 1\
   -postRoute res 1\
   -preRoute_cap 1\
   -postRoute cap 1\
   -postRoute xcap 1\
   -preRoute_clkres 0\
   -preRoute clkcap θ
create rc corner -name rcBest\
   -qx_tech_file /CMC/kits/AMSKIT616_GPDK/tech/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch \
   -preRoute_res 1\
   -postRoute res 1\
   -preRoute_cap 1\
   -postRoute_cap 1\
   -postRoute xcap 1\
   -preRoute clkres 0\
   -preRoute_clkcap θ
create_delay_corner -name dc_lsMax_rcWorst\
   -library_set lsMax\
   -rc corner rcWorst
create_delay_corner -name dc_lsMin_rcBest\
   -library_set lsMin\
   -rc corner rcBest
#Change .SDC directory
create_constraint_mode -name cmFunc\
  [list /ubc/ece/home/lc/grads/seanl/ELEC402/Cadence_tut5/Verilog/synth/out/up_counter_map.sdc]
create analysis view -name av lsMax rcWorst cmFunc -constraint mode cmFunc -delay corner dc lsMax rcWorst
create analysis view -name av lsMin rcBest cmFunc -constraint mode cmFunc -delay corner dc lsMin rcBest
set analysis view -setup [list av lsMax rcWorst cmFunc] -hold [list av lsMin rcBest cmFunc]
                                                                            Tcl ▼ Tab Width: 8 ▼
                                                                                                  Ln 17, Col 20 ▼
```




After successfully importing layout, boundaries of area and in/out pins can be seen at bottom left corner.







Select dimensions of your layout, IO ring spacing, and core utilization. Go to Floorplan→Specify Floorplan



Edit the location of pins.
Navigate to Edit→Pin Editor


- 1. Select signal to assign to pin
- 2. Select layer
- 3. Check "Spread"
- 4. Select Side/Edge (right, left, top, bottom)
- 5. Set spacing (units: um)
- 6. Click Apply to see it on the layout








Set location of other pins along with VDD and VSS.




Layout with pins only




CLK

Add VDD and VSS rings.

Navigate to Power→Power Planning→Add ring



After adding VDD and VSS rings.







Set Global VDD and VSS connections.


Navigate to Power→Connect Global Nets.

Add VDD and VSS to connection list.






To route VDD and VSS, go to Route→Special Route






To place standard cells, go to Place→Standard Cell Placement. Click on Mode to configure the Placement Mode settings as below. The, click OK.



Layout is generated, but note how the cells are black boxed cells (i.e. empty). We will map them to layout cells from 45nm library later.

OPTIONAL: You can optimize the layout for lower latency by opening Route→Nano Route→Route.




Verify connectivity by running Verify→Verify Connectivity. Important after any modifications to routing. Check Terminal for results.

```
innovus 1> VERIFY CONNECTIVITY use new engine.
****** Start: VERIFY CONNECTIVITY ******
Start Time: Fri Nov 5 00:55:59 2021
Design Name: up counter
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (26.2000, 22.2300)
Error Limit = 1000; Warning Limit = 50
Check all nets
Begin Summary
 Found no problems or warnings.
End Summary
End Time: Fri Nov 5 00:55:59 2021
Time Elapsed: 0:00:00.0
****** End: VERIFY CONNECTIVITY ******
 Verification Complete: 0 Viols. 0 Wrngs.
  (CPU Time: 0:00:00.0 MEM: 0.000M)
innovus 1>
```



To export layout to GDS and replace black box cells, go to File→Save→GDS/OASIS Export



/CMC/kits/GPDK45/gsclib045_all_v4.4/gsclib045/gds/gsclib045.gds

Next, we save the netlist/export a Verilog file as a netlist. File→Save→Netlist





up_counter.v
~/ELEC402/Cadence_tut5/place-n-route

Cadence Innovus 18.10-p002 1

Mon Nov 8 20:39:59 2021

Linux x86 64(Host ID ssh-soc.ece.ubc.ca)

Generated by:

Generated on:

wire n_22; wire n_23;

05:

After completing place and route, we exported/saved:


- 1. GDS (layout of your design)
- Netlist (Verilog that describes your design)

We will now open Virtuoso to import the layout and netlist to run simulations and check the layout.


- # From project directory, create working directory for place and route
- >> mkdir virt
- >> cd virt
- # Source script
- >> source /CMC/scripts/kit.gpdk45 OA.csh
- >> source /CMC/scripts/cadence.spectre18.10.235.csh
- # Open Virtuoso
- >> virtuoso &
- # NOTE: If errors show up while opening Virtuoso and you cannot see 45nm libraries, close # Virtuoso and source the following before opening virtuoso
- >> source /CMC/scripts/kit.gpdk45_OA_v5.csh
- >> source /CMC/scripts/cadence.spectre18.10.235.csh
- >> virtuoso &



Create a library with the same name as specified when saving/exporting a GDS in Innovus. Attach to an existing technology library and specify 'gpdk045'.




From the CIW window, go to File→Import→Stream and import the GDS file.



Highlight your library and notice how additional cells are generated from importing your layout. These cells are part of your layout. Open the layout to see the transistor level layout.







To simulate your layout, we must import the generated Verilog file. From the CIW window, go to


File→Import→Verilog.

Verilog file from Innovus

New library to store imported Verilog

Ensure that gsclib045 is specified in reference libraries.

Ensure VDD and GND are named. The other cells do not have VDD and GND pins in their symbol, so they must connect to global nets.





Import completion window should show.




NOTE: If you cannot import the Verilog file, close Virtuoso and source the following script, reopen Virtuoso, and import Verilog file.

>> source /CMC/scripts/kit.gpdk45_OA.csh



Open the schematic to view the generated schematic that came from Verilog.





Open the schematic and symbol to view the generated schematic and symbol that came from Verilog. You can place the symbol in your own testbench and simulate the circuit.

