ELEC 402


Design of CMOS Inverter

(Noise-margin-centric approach)
Lecture 7

Reza Molavi
Dept. of ECE
University of British Columbia
reza@ece.ubc.ca

Slides Courtesy: Dr. Res Saleh (UBC), Dr. D. Sengupta (AMD), Prof. B. Razavi (UCLA)

Saturated-enhancement-load Inverter



To alleviate the area problem we replace the resistor

With a diode-connected transistor (always in saturation)

This performance of this logic gate is affected by the ratio

Of devices, hence called *ratioed* inverter


$$K_{R} = rac{k_{ ext{invert}}}{k_{ ext{load}}} = rac{k' (W/L)_{\text{I}}}{k' (W/L)_{L}} = rac{(W/L)_{\text{I}}}{(W/L)_{L}}$$

The output voltage does not quite reach V_{DD} (The Load device requires at least VT drop on its V_{GS})

$$V_{OH} = V_{DD} - V_T(V_{OH})$$

= $V_{DD} - [V_{T0} + \gamma(\sqrt{V_{OH} + 2|\phi_F|} - \sqrt{2|\phi_F|})]$

Saturated-enhancement-load Inverter - cont'd



To derive the V_{OL} again it is important to find the proper region of operation for each transistor

$$I_{DI}(lin) = I_{DL}(sat)$$

We can substitute in the current equations to obtain


$$\frac{W_{\rm f}}{L_{\rm f}} \frac{\mu_n C_{\rm ox}}{\left(1 + \frac{V_{\rm out}}{E_{\rm CN} L_{\rm f}}\right)} \left[\left(V_{in} - V_{\rm TI}\right) V_{\rm out} - \frac{V_{\rm out}^2}{2} \right] = \frac{W_{\rm L} v_{\rm sat} C_{\rm ox} (V_{\rm DD} - V_{\rm out} - V_{\rm TL})^2}{\left(V_{\rm DD} - V_{\rm out} - V_{\rm TL}\right) + E_{\rm CN} L_{\rm L}}$$

Note that V_{in} should be the output of previous stage (ideally $V_{DD} - V_{T}$), however, to keep Things simple we occasionally assume $V_{in} = V_{DD}$

Pseudo-NMOS Inverter


To address issues with NMOS loads

- Saturated NMOS load, a.k.a diode connected load, has degraded V_{OH}
- Linear NMOS load requires two supplies and extra area/interconnects
- CMOS gates require multiple loads for multi fanin inputs (?)




$$I_{DP}(sat) = I_{DN}(lin)$$


CMOS Inverter



- Address both issues of area and static power consumption
- Load that is complementary to the inverting device
- 5 distinct regions of operation can be detected



CMOS Inverter




Region II: NMOS saturation, PMOS Linear

V_{IL} falls in this region (why?)

$$\frac{1}{V_{\text{in}}} = \frac{1}{V_{\text{out}}} + \frac{1}{V_{\text{o$$

$$V_{\rm IL} = \frac{2 \, V_{\rm out} - \, V_{\rm DD} - \, |V_{\rm TP}| \, + \, (k_{\rm N}/k_{\rm P}) \, (V_{\rm TN})}{1 \, + \, (k_{\rm N}/k_{\rm P})}$$

CMOS Inverter – Switching Point




Region III: NMOS saturation, PMOS saturation

$$\frac{W_{N} \nu_{\text{sat}} C_{\text{ox}} (V_{S} - V_{TN})^{2}}{(V_{S} - V_{TN}) + E_{CN} L_{N}} = \frac{W_{P} \nu_{\text{sat}} C_{\text{ox}} (V_{DD} - V_{S} - |V_{TP}|)^{2}}{(V_{DD} - V_{S} - |V_{TP}|) + E_{CP} L_{P}}$$

$$V_{S} = rac{V_{DD} - \, |V_{TP}| \, + \, \chi \, V_{TN}}{1 \, + \, \chi}$$

$$\chi = \sqrt{rac{rac{W_N}{E_{\mathit{CN}}L_N}}{rac{W_p}{E_{\mathit{CP}}L_p}}} = \sqrt{rac{\mu_n W_N}{\mu_p W_p^2}}$$


CMOS Inverter - Layout



Note Minimum size, well-plugs, design rules

Design Rules

- Interface between designer and process engineer
- Guidelines for constructing process masks
- Unit dimension: Minimum
 line width
 - scalable design rules: lambda parameter
 - absolute dimensions (micron rules)



DRC Rules - II

