
Tutorial 4 Cadence Virtuoso Layout

Sean Lam seanlm@student.ubc.ca

Slides Courtesy of Omid Esmaeeli


Outline

Goal: Create a layout, run DRC (Design Rule Check), run LVS (Layout vs. Schematic), and run PEX (Parasitic Extraction)



- 1. Understanding the process and technology node
- 2. Creating a layout
- 3. Run DRC, LVS, and PEX


Layout is describing transistor and circuit functionality in 2D/3D



Ref:

https://www.eda.ncsu.edu/wiki/FreePDK15:Contents





Layout File Format:

GDS II

2D geometry drawn using polygons, paths, etc.

- Layer table required to differentiate layers
- Layer thicknesses not captured here

Ref:

https://www.eda.ncsu.edu/wiki/FreePDK15:Contents



Virtuoso® Layout Suit

? & X & X

+ | - | + | -

NCSU_TechLib_FreePDK15

ACT


1(2) >

Objects


--- Instances Objects

mouse L: mouseSingleSelectPt()

>> (F)Select



One finger Two fingers (folded)



Planar Transistors:


- 2 Parameters → Width + Length
- 3 Parameters → Width + Length + Fingers

Design parameters affect 2D geometry of the layout

Ref:

https://courses.engr.illinois.edu/ece110/sp2021/content/courseNotes/files/?MOSFETs








Figure 1: Planar FET

Figure 2: FinFET


More design parameters (i.e. # of fins), but still 2D layout

Ref:

https://www.synopsys.com/designware-ip/technical-bulletin/finfet-design.html




Draw NWELL and PWELL (Transistor Regions)



Ref:




Draw POLY layer (Transistor Gates)



Ref:




Draw N+ diffusion for NMOS drain/source. Draw N+ diffusion for PMOS body.



Ref:




Draw P+ diffusion for PMOS drain/source.



Ref:




Draw metal layers.




Ref:



Metal Layers






Ref:




Inverter Layout





NCSU 15nm FreePDK


Top View



NMOS 1 Fin 2 Fingers

NMOS 2 Fins 1 Finger

NMOS 1 Fin 1 Finger Cross Section View



Back End of Line (Metal Interconnects)


Middle of Line (Connection Between Metal and Transistors)

Front End of Line (Transistor Patterning)

Ref: https://www.eda.ncsu.edu/wiki/FreePDK15:Contents



FreePDK15 Design Rules



Lots of design rules... Look through briefly... Layout design and run DRC then check back regularly


Ref:

https://docs.google.com/spreadsheets/d/1oj-vyi7ofQjcoeXqKm_IEymi5vxDVPC07XwCqP48ABU/edit#gid=999622809



Design Rule Check (DRC)


DRC: Checks for geometries that violate manufacturing capabilities



- 1. Open Calibre DRC
- 2. Check that the design rule deck is loaded properly by clicking "View"
- 3. Set the run directory (use the project directory)
- 4. Run DRC




Design Rule Check (DRC)



- 1. Set the filter to "Show Unresolved" to show unresolved DRC issues
- 2. Select the rule to view and expand to look at cells that have DRC issues
- 3. Double click the number to zoom into the DRC issue (shown in yellow highlight)
- 4. Description of the DRC issue





LVS: Checks for connectivity differences between layout and schematic.





Create schematic view and create a symbol. Do not connect bulks, leave them open.







For the same cell, create layout view:

- In "Library Manager", File→New→Cell View
- Choose "Type" as "layout" then click "OK"





Layout design
- Label ports using the Create→Pin



- Set terminal name (match with schematic terminals)
- Check "Create Label" (creates text label on layout)
- 3. Check I/O Type (match with I/O type in schematic)
- 4. Select Signal Type (match with signal type in schematic)
- 5. Set text height
- 6. Check "Same as Pin" for both "Layer Name" and "Layer Purpose" (ensures text is on same layer as pin)



LVS extracts netlist from layout connections and schematic connections. Then, it compares them to ensure layout follows schematic.

Need to load Calibre with library file called "calview.cellmap"

To do so, go to Calibre → Setup → Calibre View







Set similar to the following and press "Save"




Go to Calibre→Run nmLVS





- 1. Check that the LVS rule file is loaded properly (/CMC/kits/ncsu_pdk/FreePDK15/calibre/calibreLVS.rul)
- 2. Set run directory to your working directory

Go to Calibre→Run nmLVS




- 1. Check that the LVS rule file is loaded properly (/CMC/kits/ncsu_pdk/FreePDK15/calibre/calibreLVS.rul). Click on + Layer Derivations to expand; if it loads properly, you should see layers.
- Set run directory to your working directory




Set Inputs to export layout and schematic files.

Make sure schematic and layout are open.


If multiple windows are open, choose the correct one.






Input Tab→Layout→Export from layout viewer
Input Tab→Netlist→Export from schematic viewer

Go to Outputs and set "Generate Calibre Connectivity Interface Data"




In Layout window, go to Calibre→Setup→Netlist export. Change all "cdl" to "auCdl".






Go back to LVS interactive menu and hit "Run LVS"




- 1. Ensure "Create SVDB Database" and "Start RVE after LVS finishes" are checked
- 2. Run LVS





Extracting R, C, and sometimes L parasitics from layout.



Fringing field on interconnect

Set up 15nm PDK >> source /CMC/scripts/kit.ncsu_pdk15.csh

Set up Spectre simulation engine >> source /CMC/scripts/cadence.spectre18.10.235.csh

Open Virtuoso >> virtuoso &

Ref:


https://www.electronics-tutorial.net/Analog-CMOS-Design/MOSFET-Parasitics/Interconnect-Capacitance/



Go through LVS tutorial steps.


Ensure "Calibre View" and "Netlist Export" setup is same as in LVS tutorial.

Launch PEX by clicking under Calibre Run PEX




Select run directory (preferably the cell directory since the parasitics are associated with this cell).


Browse PEX rule file: /CMC/kits/ncsu_pdk/FreePDK15/ /calibre/calibrePEX.rul



Follow same steps for input as in LVS tutorial.



Under Outputs tab, ensure R+C+CC is set as the Extraction Type.







In the SVDB tab, check "Generate Calibre Connectivity Interface Data" and "Suppress pin-location information"




In PEX window, go to Setup and click on "PEX Options"
Then, PEX options menu appears on the left toolbar.
Then, on that menu, define your ground net.
PEX needs a reference for parasitic calculation.








Run PEX. Netlist is extracted.



In Library Manager, create a new cell view and set the Type to "Spice".


This generates a spicetext which you can import your netlist.



Copy and paste the netlist.


You can delete "simulator lang=spice".

NOTE: the name of the cell you are defining in the netlist should follow the cell name. In this example, it runs into errors.






Corrected form:




Also PEX generates a netlist file, cellname.pex.netlist.cellname.pxi, which is included in the pex netlist. Copy this file to the spice cell folder so that can be included. Then check and save the spice code. *Copy and Paste all the files included in the netlist.




Create symbol for spice netlist



Create symbol for spice netlist




Create testbench and instantiate spice symbol.





Now we need a config cell for our testbench schematic to load the netlist within the symbol. This doesn't happen initially. Config cell gives you the ability to load different views for an imported instance (symbol).



1-New Cell

New File

Part1

config config

File

View

Type


Application

Library path file

Open with


Library

2-Choose the schematic




This indicates which cell needs a configuration setup (i.e. testbench)

2-Spectre as the template



OK Cancel Help

Right click on cell and choose the spice as the view to use in config window



- 1. Launch ADE from configuration menu.
- 2. Set up simulator as spectre.
- 3. Set model libraries to:
- → /CMC/kits/ncsu_pdk/FreePDK15/hspice/models/fet.inc
- \rightarrow CMG
- 4. Create simulation settings and simulate post-layout simulations

