













MODIFY:	11/9/2023								
DATE:	11/2/2023								
				DESCRIPTION SE250B4 Main EVB					
FILE NAME [No Variations]									
Mod. 0366 rev.1 09-2020				ANNOTATION FORM A2					
PROJECT	M.Monni								
DRAWN	M.Monni	PROJECT 0716		SHEET N. 2	OF SHEETS 13	DRAWING CODE 3SE107162227a			
VERIFIED	M.Monni								

[illegible]




The schematic diagram illustrates the internal circuitry of the USB-to-UART module, divided into three main functional blocks:

- Power Regulation Section (Left):** This section shows the input power source `VDD_EXT_EVB` connected through a resistor `R408` (0R/+1%) to the `EXT_LDO_VIN` pin of the `U402` (FP6187-18X6) LDO. A dummy short `R409` (DUMMY-SHORT 0402) and a capacitor `C406` (1uF) are connected between the `EXT_LDO_VIN` and `CE` pins. The LDO's `VOUT` pin provides the `LDO_1P8_EVB` output, which is filtered by capacitor `C405` (1uF) to ground.
- Signal Interfacing Section (Top Right):** This block shows the USB-to-UART bridge chip `U401` (EF082E90FR). It interfaces the `USB_TO_UART_DM` and `USB_TO_UART_DP` signals with the `DM` and `DP` pins of the bridge. The bridge also connects to the `DM` and `DP` pins of the `U403` (CP2105-F01-GM) UART-to-UART bridge.
- UART-to-UART Bridge Section (Bottom):** This section details the connection between the `U403` (CP2105-F01-GM) and the `U402` LDO. The `U403` is powered by `VBUS_USBtoUART` through resistor `R410` (0R/+1%) to its `VDD` pin. Its `REGIN` pin is connected to the `5V_LDO_VIN` pin of the `U402`. The `U403` has several pins connected to ground: `SUSPEND/RL_SCI` (pin 1), `TXD_SCI` (pin 21), `RTS_SCI` (pin 20), `RXD_SCI` (pin 22), `CTS_SCI` (pin 17), `GPIO0_ECI/DSR_ECI` (pin 14), `GPIO1_ECI/DTR_SCI` (pin 23), `GPIO2_SCI/DSR_SCI` (pin 24), and `NC/DCD_ECI/VPP` (pin 16). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO: `TXD_ECI` (pin 10) to `TXD_SCI` (pin 21), `RTS_ECI` (pin 9) to `RTS_SCI` (pin 20), `RXD_ECI` (pin 11) to `RXD_SCI` (pin 22), and `CTS_ECI` (pin 8) to `CTS_SCI` (pin 17). The `U403` also has several pins connected to the `U402` LDO:









MODIFY:	9/26/2023								
DATE:	01122022								
FILE NAME				DESCRIPTION SE250B4 Main EVB					
Mod. 0366 rev.1 09-2020		ANNOTATION MIPI DSI/UART							FORM A2
PROJECT	M.Monni	PROJECT 0716			SHEET N.	OF SHEETS	DRAWING CODE		
DRAWN	M.Monni				4	13	3SE107162227a		
VERIFIED	M.Monni								

USB SS Gen 2x2 re-driver



MODIFY:	11/9/2023																						
DATE:	01122022																						
FILE NAME				[No Variations]				 Telit Cinterion				DESCRIPTION											
												SE250B4 Main EVB											
Mod. 0366 rev.1 09-2020								ANNOTATION												FORM A2			
PROJECT				M.Monni				USB SS re-driver															
DRAWN				M.Monni				PROJECT				SHEET N.			OF SHEETS			DRAWING CODE					
VERIFIED				M Monni				0716				5			13			3SE107162227a					

[illegible]

A

B



D

—

MODIFY:	11/9/2023										
DATE:	01122022										
						DESCRIPTION SE250B4 Main EVB					
FILE NAME [No Variations]											
Mod. 0366 rev.1 09-2020				ANNOTATION Sensors							FORM A3
PROJECT M.Monni											
DRAWN M.Monni				PROJECT 0716			SHEET N. 7	OF SHEETS 13	DRAWING CODE 3SE107162227a		
VERIFIED M.Monni											















Restricted document. No part of this document can be reproduced or copied in any format, in part or totally, nor its contents revealed in any manner without the express written permission of Telit Cinterion.

All rights reserved.






The schematic diagram illustrates the power supply section of the SH801 module. A 12V input, labeled KEY_PWR_ON_N, is connected through a 1K resistor (R801) to a diode (TVL0201015VAA0) and an ESD protection diode (ESD802). The output is connected to the SH801 module's pins 1, 2, 3, and 4, which are also connected to GND.

[illegible]






Signals from TLB1



Signals from TLB2



MODIFY:	11/9/2023								
DATE:	11/09/2023								
FILE NAME		[No Variations]				DESCRIPTION SE250B4 Main EVB			
Mod. 0366 rev.1 09-2020									
PROJECT		M.Mouni		ANNOTATION B2B Connectors				FORM A2	
DRAWN	M.Mouni			PROJECT 0716		SHEET 12	OF SHEETS 13	DRAWING CODE 3SE10716227a	
VERIFIED	M.Mouni								



MODIFY:	11/9/2023										
DATE:	11/09/2023										
				DESCRIPTION SE250B4 Main EVB							
FILE NAME										[No Variations]	
Mod. 0366 rev.1 09-2020											
PROJECT		M.Monni		ANNOTATION USB and Signal Connectors						FORM A2	
DRAWN		M.Monni									
VERIFIED		M. Monni		PROJECT 0716		SHEET N. 13	OF SHEETS 13	DRAWING CODE 3SE107162227a			