

```
1 import ovm_pkg::*;
2 `include "ovm_macros.svh"
3 `include "source/spi_interface.svh"
4 // uncomment following define directive to test mapped versions of master and slaves
5 // comment it to test source version
6 //`define mapped
7 // uncomment following directive to deliberate insert errors
8 `define insert_error
9
10 `timescale 1ns/10ps
11
12 module tb_spi_system#(parameter TCLK=20);
13
14 // interconnections between master, slaves, and tb
15 logic tbClkm,tbClks,Rst_n; // master clock, slave clock, reset
16 SPIbus spi(); // SPI bus between master and two slaves
17 SPIctrl tb_ctrlm(); // control interfaces for SPI modules
18 SPIctrl tb_ctrls[1:0](); // array of slave control interfaces
19
20 // variables for test vector generation and assertion checking
21 integer testCountm, testCounts;
22 logic [7:0] checkMXmit; // when master strobed, save xmit data in checkMXmit
23 logic [7:0] mrandToXmit; // test data for master to transmit
24 logic [7:0] srandToXmit; // test data for slave transmit
25 logic [7:0] checkSXmit[1:0]; // keep copy of slave xmit data for later checking
26 logic [7:0] checkRcvds; // keep copy of data last received by slave
27 logic [1:0] slaveFull; // slave [1:0] has data ready to transmit to master
28 logic [1:0] checkSSm; // save copy of slave select commanded to master
29 logic checkSReady; // 1 when selected slave has rcvd data ready to check
30 integer randSS; // used to tell master which slave to select
31 integer randSSxmit; // which slave tb will give value to be transmitted
32 reg assertm_pass=0, assertm_fail=0; // pulsed to make it easy to find triggered
assertion
33 reg asserts0_pass=0, asserts0_fail=0;
34 reg asserts1_pass=0, asserts1_fail=0;
35
36 // Top level modules
37
38 `ifdef mapped // mapped versions do not work with SV interfaces
39 master MASTER(tb_ctrlm.toXmit,
40 tb_ctrlm.strobe,
41 tb_ctrlm.ss,
42 tb_ctrlm.Rcvd,
43 tb_ctrlm.Ready,
44 tb_ctrlm.XmitFull,
45 tb_ctrlm.busy,
46 spi.miso,
47 spi.mosi,
48 spi.sck,
49 spi.ss,
50 tbClkm, Rst_n);
51 slave_ID0 SLAVE0 (
52 spi.mosi,
53 spi.sck,
54 spi.ss,
55 spi.miso,
56 tb_ctrls[0].toXmit,
57 tb_ctrls[0].strobe,
58 tb_ctrls[0].Rcvd,
59 tb_ctrls[0].Ready,
60 tb_ctrls[0].XmitFull,
61 tb_ctrls[0].busy,
```

```
62     tbClks, Rst_n);
63 slave_ID1 SLAVE1 (
64     spi.mosi,
65     spi.sck,
66     spi.ss,
67     spi.miso,
68     tb_ctrls[1].toXmit,
69     tb_ctrls[1].strobe,
70     tb_ctrls[1].Rcvd,
71     tb_ctrls[1].Ready,
72     tb_ctrls[1].XmitFull,
73     tb_ctrls[1].busy,
74     tbClks, Rst_n);
75 `else // use source version of devices
76 master MASTER(.Ctrl(tb_ctrlm.Master), .Spim(spi.Master),
77     .Clk_i(tbClkm), .Rst_ni(Rst_n));
78 slave #(.ID(0)) SLAVE0 (.Ctrl(tb_ctrls[0].Slave), .Spis(spi.Slave),
79     .Clk_i(tbClks), .Rst_ni(Rst_n));
80 slave #(.ID(1)) SLAVE1 (.Ctrl(tb_ctrls[1].Slave), .Spis(spi.Slave),
81     .Clk_i(tbClks), .Rst_ni(Rst_n));
82 `endif
83
84 // assertion logic checks that slaves receive correct value transmitted by master
85
86 always @(posedge tb_ctrlm.strobe) begin
87     // when master is strobed, save copy of value to be transmitted
88     checkMXmit = tb_ctrlm.toXmit;
89     `ifdef insert_error
90         if ($dist_uniform($urandom(),0,1)) checkMXmit = ~checkMXmit;
91     `endif
92     // and the ID of the slave to receive that value
93     checkSSm = tb_ctrlm.ss;
94     end
95 // whenever received value at slave changes, save a copy for checking
96 always @* begin
97     if (checkSSm[0]) checkRcvds = tb_ctrls[0].Rcvd;
98     else if (checkSSm[1]) checkRcvds = tb_ctrls[1].Rcvd;
99     end
100
101 // when selected slave says it has newly received data ready to be read, compare
102 // transmitted and received values
103 assign checkSReady =
104     (checkSSm[0] & tb_ctrls[0].Ready) | (checkSSm[1] & tb_ctrls[1].Ready);
105 always @(posedge checkSReady) begin
106     @(posedge tbClks);
107     assertm_pass = (checkRcvds == checkMXmit);
108     assertm_fail = ~(checkRcvds == checkMXmit);
109     assert (checkRcvds == checkMXmit)
110         $display("%t correct value %b received by slave",
111             $time, checkRcvds);
112     else
113         $display("%t incorrect value %b received by slave, expected %b",
114             $time, checkRcvds, checkMXmit);
115     #1
116     assertm_pass = '0;
117     assertm_fail = '0;
118     end
119
120
121 // assertion logic for values received by master from either slave
122
123 // whenever slave 0 is strobed with new data to be transmitted
```

```
124 // save a copy of the data for checking later
125 always @(posedge tb_ctrls[0].strobe) begin
126 // ignore new value if slave already has data to xmit
127 if (!tb_ctrls[0].XmitFull & !slaveFull[0]) begin
128 // save copy of data for later comparison to what master receives
129 checkSXmit[0] = tb_ctrls[0].toXmit;
130 `ifdef insert_error
131 if ($dist_uniform($urandom(),0,1)) checkSXmit[0] = ~checkSXmit[0];
132 `endif
133 // wait because slave might be on verge of a data transfer
134 // but doesn't know it yet
135 @(posedge tb_ctrls[0].XmitFull);
136 @(posedge tbClks);
137 #(20*TCLK);
138 // if slave is busy receiving from master, don't set full flag until done
139 if (tb_ctrls[0].busy) begin
140 @(negedge tb_ctrls[0].busy);
141 end
142 //mark slave is being ready to transmit a new value if selected
143 slaveFull[0] = 1;
144 end
145 end
146
147 // whenever slave 1 is strobed with new data to be transmitted
148 // save a copy of the data for checking later
149 always @(posedge tb_ctrls[1].strobe) begin
150 if (!tb_ctrls[1].XmitFull & !slaveFull[1]) begin
151 checkSXmit[1] = tb_ctrls[1].toXmit;
152 `ifdef insert_error
153 if ($dist_uniform($urandom(),0,1)) checkSXmit[1] = ~checkSXmit[1];
154 `endif
155 @(posedge tb_ctrls[1].XmitFull);
156 @(posedge tbClkm);
157 #(20*TCLK);
158 if (tb_ctrls[1].busy) begin
159 @(negedge tb_ctrls[1].busy);
160 end
161 slaveFull[1] = 1;
162 end
163 end
164
165 // when master has reached end of a byte transfer on SPI bus
166 // compare received data to expected value, if anything was expected
167 always @(posedge tb_ctrlm.Ready) begin
168 @(posedge tbClkm);
169 // if slave 0 was selected and had data to transmit
170 if (tb_ctrlm.ss[0] && slaveFull[0]) begin
171 asserts0_pass = (tb_ctrlm.Rcvd == checkSXmit[0]);
172 asserts0_fail = ~(tb_ctrlm.Rcvd == checkSXmit[0]);
173 // compare received and transmitted data
174 assert (tb_ctrlm.Rcvd == checkSXmit[0])
175 $display("%t correct value %b received by master from slave 0",
176 $time,checkSXmit[0]);
177 else
178 $display("%t, incorrect value %b received by master, expected %b",
179 $time,tb_ctrlm.Rcvd,checkSXmit[0]);
180 // mark slave as no longer having data to transmit
181 slaveFull[0] = 0;
182 #1
183 asserts0_pass = '0;
184 asserts0_fail = '0;
185 end
```

```
186 // if slave 1 was selected and had data to transmit
187 else if (tb_ctrlm.ss[1] && slaveFull[1]) begin
188     assertsl_pass = (tb_ctrlm.Rcvd == checkSXmit[1]);
189     assertsl_fail = ~(tb_ctrlm.Rcvd == checkSXmit[1]);
190     assert (tb_ctrlm.Rcvd == checkSXmit[1])
191         $display("%t correct value %b received by master from slave 1",
192             $time,checkSXmit[1]);
193     else
194         $display("%t, incorrect value %b received by master, expected %b",
195             $time,tb_ctrlm.Rcvd,checkSXmit[1]);
196     slaveFull[1] = 0;
197     #1
198     assertsl_pass = '0;
199     assertsl_fail = '0;
200 end
201 end
202
203 // stimulus generation
204
205 initial begin // master Clock generation
206     forever
207     begin
208         tbClkm = 1'b0;
209         #(TCLK/2) tbClkm = 1'b1;
210         #(TCLK/2);
211     end
212 end
213
214 initial begin // slave Clock generation
215     // deliberately made asynchroneuse relative to master clock
216     // to make sure master & slave can work asynchronously
217     forever
218     begin
219         tbClks = 1'b0;
220         #(TCLK/2.1) tbClks = 1'b1;
221         #(TCLK/2.1);
222     end
223 end
224
225 // give SPI master something to transmit
226 initial
227     begin
228
229         // set fixed initial seed for repeatability
230         mrandToXmit = $urandom(3);
231         master_init();
232
233         for (testCountm = 0; testCountm < 100; testCountm++) begin
234             @(posedge tbClkm)
235                 mrandToXmit = $urandom();
236                 randSS = $dist_uniform($urandom(),0,1);
237                 // tell master to transmit new data to randomly selected slave
238                 master_xmit(mrandToXmit,randSS,50);
239             end
240         end
241
242 // reset SPI master
243 task master_init;
244     tb_ctrlm.ss = 2'b0;
245     tb_ctrlm.strobe = 1'b0;
246     tb_ctrlm.toXmit = 8'd0;
247     Rst_n = 1'b0;
```

```
248     #(TCLK*0.75);
249     Rst_n = 1'b1;
250     #(TCLK*0.75);
251 endtask
252
253 // send command to master via control interface
254 // first provide data and slave selection, then send strobe
255 task master_xmit (input [7:0] datin, input [1:0] slave_index, input integer delay);
256     tb_ctrlm.strobe = 1'b0;
257     tb_ctrlm.toXmit = datin;
258     tb_ctrlm.ss = 2'b00;
259     tb_ctrlm.ss[slave_index] = 2'b01;
260     @(posedge tbClkm);
261     #(TCLK/2);
262     tb_ctrlm.strobe = 1'b1;
263     @(posedge tbClkm);
264     #(TCLK/2);
265     tb_ctrlm.strobe = 1'b0;
266     #(TCLK*delay);
267 endtask
268
269 // Give the slave SPIs something to transmit
270 // process is similar to that used to give master data to transmit
271 initial
272     begin
273         // set fixed seed for repeatability
274         // but want different sequence from master SPI
275         srandToXmit = $urandom(4);
276         slaveFull = 2'b00;
277         tb_ctrls[0].toXmit = 'b0;
278         tb_ctrls[1].toXmit = 'b0;
279         tb_ctrls[0].strobe = 1'b0;
280         tb_ctrls[1].strobe = 1'b0;
281         for (testCounts = 0; testCounts < 100; testCounts++) begin
282             @(posedge tbClkm)
283             srandToXmit = $urandom();
284             randSSxmit = $dist_uniform($urandom(),0,1);
285             slave_xmit(srandToXmit,randSSxmit,33);
286         end
287     end
288
289 // send command to selected slave to have it transmit data
290 // process is similar to master_xmit except that we have to
291 // choose between one of two slaves to give the command
292 task slave_xmit (input [7:0] datin, input integer slave_index, input integer delay);
293 // Clumsy but SV won't allow variable index into array of instances
294 // More elegant option would be to create an array of "virtual" interfaces
295     if (slave_index == 0) begin
296         tb_ctrls[0].toXmit = datin;
297         tb_ctrls[0].strobe = 2'b0;
298         @(posedge tbClkm);
299         #(TCLK/2);
300         tb_ctrls[0].strobe = 1'b1;
301         @(posedge tbClkm);
302         #(TCLK/2);
303         tb_ctrls[0].strobe = 2'b0;
304         #(TCLK*delay);
305     end
306     else begin
307         tb_ctrls[1].toXmit = datin;
308         tb_ctrls[1].strobe = 2'b0;
309         @(posedge tbClkm);
```

```
310     #('TCLK/2');
311     tb_ctrls[1].strobe = 1'b1;
312     @(posedge tbClkm);
313     #('TCLK/2');
314     tb_ctrls[1].strobe = 2'b0;
315     #('TCLK*delay);
316     end
317 endtask
318
319 endmodule
```