```
1 // Simple SPI interface example
 2 // for now only supports Master->Save communication for 2 devices
 3 interface SPIbus;
   logic mosi,sck;
 5
   wire miso;
 6
   logic [1:0] ss;
 7
    modport Master (input miso, output mosi, sck, ss);
 8
     modport Slave (input mosi, sck, ss, inout miso);
 9 endinterface
10
11 interface SPIctrl;
12
    logic [7:0] toXmit; // value to be transmitted by master or slave
   13
14
                           // slave or master indicates data on Rcvd is ready to use
15
   reg Ready;
                        // slave or master indicates data on Reva is read, to det
// = 1 if input buffer already full, not ready for new data
// tell master how to set slave select lines
// 1 if master or slave already busy transmitting current
16 reg XmitFull;
17
   logic [1:0] ss;
18
    logic busy;
byte
    modport Master (input toXmit, strobe, ss, output Rcvd, Ready, XmitFull, busy);
19
20
     modport Slave (input toXmit, strobe, output Rcvd, Ready, XmitFull, busy);
     modport System (output toXmit, strobe, input Rcvd, Ready, XmitFull);
21
22 endinterface
```

3/8/2016 5:27 PM 1 of 1