

```
1  ``include "source/spi_interface.svh"
2  //
3  // SPI slave, designed to share SPI bus with one other slave
4  //
5  // components:
6  //   sck rising edge detector, generates rsh_ena only when slave select asserted
7  //   serial to parallel shift reg with shift enable (rsh_ena)
8  //   bit counter: 0 to 7 counter, reset to 0, assert Done on count of 7,
9  //     enabled by rsh_ena, wrap-around 7 to 0
10 //   output buffer Ctrl.Rcvd with enable. Loads shift reg contents on Done signal
11 //   Ctrl.Ready = Done from bit counter
12
13 module slave #(parameter ID=0) (SPIbus.Slave Spis, SPIctrl.Slave Ctrl,
14                                input Clk_i, Rst_ni);
15
16   logic sck1,sck2;                // synchronizer for SPI clock input
17   logic [3:0] bitcnt_r,bitcnt_nxt; // count # bits in current 1 byte transfer
18   logic rsh_ena,done;             // shift enable for rcv, receive/xmit done
19   logic [7:0] spi_in_nxt,spi_in_r; // shift register for incoming data on MOSI
20   logic [7:0] rcvd_nxt,rcvd_r;    // buffer data from SPI shift register
21   logic mosi_sync1, mosi_sync2;   // synchronizer for MOSI input
22   logic strobe2, strobe_sync;     // synchronizer for strobe input
23   typedef enum {IS_EMPTY,IS_FULL} preXmitBuf_st_t;
24   preXmitBuf_st_t preXmitBuf_st, preXmitBuf_st_nxt; // xmit buff state, next state
25   logic preXmitBuf_clear;         // xmit buffer clear for new value to xmit
26   logic xsh_ena;                 // shift enable for transmit shift reg
27   typedef enum {STROBE_WAIT, LOAD_WAIT, LOAD, XMIT} xmit_ctrl_st_t;
28   xmit_ctrl_st_t xmit_ctrl_st, xmit_ctrl_st_nxt; // state, next state for xmit
29   logic xmit_load;               // enables load of xmit shift reg
30   logic [7:0] preXmitBuf,preXmitBuf_nxt; // buffer for data to be transmitted
31   logic [7:0] xmit_r, xmit_nxt;  // xmit shift register
32   logic ss1, ss2, ss_rise;       // slave select sync. ss_rise on ss rising edge
33
34
35   // Receiving
36
37   // registers associated with serial receipt of SPI data
38   always_ff @(posedge Clk_i, negedge Rst_ni) begin
39     if (Rst_ni == 1'b0) begin
40       bitcnt_r <= 4'd0;
41       sck1 <= 1'b0;
42       sck2 <= 1'b0;
43       mosi_sync1 <= 1'b0;
44       mosi_sync2 <= 1'b0;
45       rcvd_r <= 8'b0;
46       spi_in_r <= 8'b0;
47     end
48     else begin
49       bitcnt_r <= bitcnt_nxt;
50       sck1 <= Spis.sck;
51       sck2 <= sck1;
52       mosi_sync1 <= Spis.mosi;
53       mosi_sync2 <= mosi_sync1;
54       rcvd_r <= rcvd_nxt;
55       spi_in_r <= spi_in_nxt;
56     end
57   end
58
59   // determines when receive shift reg takes in another bit
60   assign rsh_ena = sck1 && !sck2 && (Spis.ss[ID]==1'b1);
61
62   // increment bit count for each received bit
```

```
63  always_comb begin
64      bitcnt_nxt = bitcnt_r;
65      if (rsh_ena) begin
66          if (~done)
67              bitcnt_nxt = bitcnt_r + 1;
68          else
69              bitcnt_nxt = 4'd1;
70          end
71      else if (bitcnt_r == 4'd8)
72          bitcnt_nxt = 4'd0;
73  end
74
75  assign done = (bitcnt_r == 4'd8); // byte transfer complete
76
77  // next state for receive shift register
78  always_comb begin
79      spi_in_nxt = spi_in_r;
80      if (rsh_ena)
81          spi_in_nxt = {spi_in_r[6:0],mosi_sync2};
82  end
83
84  // next state for received data buffer
85  always_comb begin
86      rcvd_nxt = rcvd_r;
87      if (done)
88          rcvd_nxt = spi_in_r;
89  end
90
91  assign Ctrl.Rcvd = rcvd_r; // return received data on control bus
92
93  // tell control bus that data is received
94  always_ff @(posedge Clk_i, negedge Rst_ni) begin
95      if (Rst_ni == 1'b0) Ctrl.Ready <= 1'b0;
96      else Ctrl.Ready <= done;
97  end
98
99  // Transmitting
100
101  // busy flag register and next state, notify control bux
102  always_ff @(posedge Clk_i, negedge Rst_ni) begin
103      if (Rst_ni == 1'b0) begin
104          Ctrl.busy <= 1'b0;
105      end
106      else begin
107          if (rsh_ena) begin
108              Ctrl.busy <= 1'b1;
109          end
110          else if (done) begin
111              Ctrl.busy <= 1'b0;
112          end
113      end
114  end
115
116  // most registers associated with transmission from slave
117  always_ff @(posedge Clk_i, negedge Rst_ni) begin
118      if (Rst_ni == 1'b0) begin
119          strobe2 <= 1'b0;
120          strobe_sync <= 1'b0;
121          preXmitBuf <= 8'b0;
122          preXmitBuf_st <= IS_EMPTY;
123          xmit_ctrl_st <= STROBE_WAIT;
124          xmit_r <= 8'b0;
```

```
125     ssl <= 1'b0;
126     ss2 <= 1'b0;
127 end else begin
128     strobe2 <= Ctrl.strobe;
129     strobe_sync <= strobe2;
130     preXmitBuf <= preXmitBuf_nxt;
131     preXmitBuf_st <= preXmitBuf_st_nxt;
132     xmit_ctrl_st <= xmit_ctrl_st_nxt;
133     xmit_r <= xmit_nxt;
134     ssl <= Spis.ss[ID];
135     ss2 <= ssl;
136 end
137 end
138
139 assign ss_rise = !ss2 && ssl;
140
141 // buffer new data to be transmitted only when buffer is available
142 always_comb begin
143     preXmitBuf_nxt = preXmitBuf;
144     if (strobe_sync & (preXmitBuf_st == IS_EMPTY)) preXmitBuf_nxt = Ctrl.toXmit;
145 end
146
147 // monitor state of buffer for data to be transferred
148 always_comb begin
149     preXmitBuf_st_nxt = preXmitBuf_st;
150     case (preXmitBuf_st)
151         IS_EMPTY:
152             if (strobe_sync) preXmitBuf_st_nxt = IS_FULL;
153         IS_FULL:
154             if (preXmitBuf_clear) preXmitBuf_st_nxt = IS_EMPTY;
155     endcase
156 end
157
158 // register and next state for transmit buffer full flag on control bus
159 always_ff @(posedge Clk_i, negedge Rst_ni) begin
160     if (!Rst_ni) begin
161         Ctrl.XmitFull <= 1'b0;
162     end
163     else begin
164         if (xmit_load) begin
165             Ctrl.XmitFull <= 1'b1;
166         end
167         else if (done) begin
168             Ctrl.XmitFull <= 1'b0;
169         end
170     end
171 end
172
173 // only shift xmit shift register when data is ready to transmit
174 assign xsh_ena = rsh_ena && (xmit_ctrl_st == XMIT);
175
176 // xmit control FSM next state
177 always_comb begin
178     xmit_ctrl_st_nxt = xmit_ctrl_st;
179     case (xmit_ctrl_st)
180         STROBE_WAIT: // wait for data to transmit
181             if (preXmitBuf_st == IS_FULL) xmit_ctrl_st_nxt = LOAD_WAIT;
182         LOAD_WAIT: // wait for slave select and completion of previous transfer
183             if ((bitcnt_r == 4'd8) || (Spis.ss[ID]==1'b0)) xmit_ctrl_st_nxt = LOAD;
184         LOAD: // load from preXmitBuff into xmit shift reg
185             xmit_ctrl_st_nxt = XMIT;
186         XMIT: // enable transmission until done
```

```
187         if (done) xmit_ctrl_st_nxt = STROBE_WAIT;
188     endcase
189 end
190
191 // xmit FSM output logic
192 always_comb begin
193     xmit_load = 1'b0;
194     preXmitBuf_clear = 1'b0;
195
196     case (xmit_ctrl_st)
197         LOAD: begin
198             xmit_load = 1'b1; // enable load of XMIT SR
199         end
200         XMIT: begin // allow xmit to proceed, clear xmit buff flag when done
201             if ((xmit_ctrl_st == XMIT) & done) preXmitBuf_clear = 1'b1;
202         end
203     endcase
204 end
205
206 // next state for xmit shift register
207 always_comb begin
208     xmit_nxt = xmit_r;
209     if (xmit_load) begin
210         xmit_nxt = preXmitBuf;
211     end
212     else if (xsh_ena) begin
213         xmit_nxt = xmit_r << 1;
214     end
215 end
216
217 // slave MISO output
218 assign Spis.miso = (Spis.ss[ID]==1'b1) ? xmit_r[7] : 1'bz;
219
220 endmodule
```