

# VIDEO SYSTEM- CONNECTIONS

---

REFERENCE FOR PROJECT 4

BY RASHA KARAKCHI



reset\_source

Use	Connections	Name	Description	Export	Clock
<input checked="" type="checkbox"/>		<b>clock_source_0</b>	Clock Source	<b>clk</b>	<b>exported</b>
		clk_in	Clock Input	reset	clock_source_0
		clk_in_reset	Reset Input	Double-click to export	
		clk	Clock Output	Double-click to export	
		clk_reset	Reset Output		
<input checked="" type="checkbox"/>		<b>sys_sdram_pll</b>	System and SDRAM Clocks for DE-se...		
		ref_clk	Clock Input	Double-click to export	clock_source_0
		ref_reset	Reset Input	Double-click to export	[ref_clk]
		sys_clk	Clock Output	Double-click to export	sys_sdram_pll_sys_clk
		sdram_clk	Clock Output	Double-click to export	sys_sdram_pll_sdram_clk
		reset_source	Reset Output	Double-click to export	
<input checked="" type="checkbox"/>		<b>clock_source_1</b>	Clock Source		
		clk_in	Clock Input	Double-click to export	sys_sdram_pll_sdram_clk
		clk_in_reset	Reset Input	Double-click to export	
		clk	Clock Output		clock_source_1
		clk_reset	Reset Output	Double-click to export	
<input checked="" type="checkbox"/>		<b>processor</b>	Nios II Processor		
		clk	Clock Input	Double-click to export	sys_sdram_pll_sys_clk
		reset	Reset Input	Double-click to export	[clk]
		data_master	Avalon Memory Mapped Master	Double-click to export	[clk]
		instruction_master	Avalon Memory Mapped Master	Double-click to export	[clk]
		irq	Interrupt Receiver	Double-click to export	[clk]
		debug_reset_requ...	Reset Output	Double-click to export	[clk]
		debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]
		custom_instructio...	Custom Instruction Master	Double-click to export	[clk]

Export sdram\_clk

sdram\_clk

sys\_clk


reset\_source

Connect to processor data and instruction master

sdram\_clk


sys\_clk

Connect to processor data master






## Connect to processor data master



ref\_clk



VGA\_Clk

sys\_clk

sys\_clk

