
UNIVERSITY OF NEVADA LAS VEGAS. DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING LABORATORIES.

Class:		E300L - Digital System Arc sign Lab	Semester:	Fall 2025		
Points		Document author:	Darryll Mckoy	arryll Mckoy ckoyd1@unlv.nevada.edu		
		Author's email:	Mckoyd1@un			
		Document topic:	Postlab 3			
Instructor's comments:						


1. Hours spent on this lab

About 10 hours (could not get the DE2 usb blaster to work)

2. Reaction timer black box diagram



3. Reaction timer block diagram



4. System Verilog code and submodules

Reaction sv code (reaction.sv)

```
module reaction(
                    input logic clk, reset,
            input logic ss,
            output logic go,
            output logic [10:0] reactionTime
    //internal signals
    logic clk1k;
    logic [31:0] msCnt;
    logic [10:0] reactionCnt;
    logic [10:0] rndmCnt;
    logic capture;
    clk1kHz u_div (
    .clk(clk),
    .reset(reset),
    .clkout(clk1k)
random_cnt u_reaction (
    .random_clk(clk1k),
    .reset(reset),
    .cnt(reactionCnt)
```

1kHz clock sv code (clk1kHz.sv)

Random counter sv code (random cnt.sv)

```
/* random counter
     module random_cnt(input logic random_clk, reset,
     output logic [10:0] cnt);
        logic [10:0] rnd_count = 0;
       int value = 10; // The number of clock cycles for 2000ms
10
          always @(posedge random_clk or posedge reset) begin
              if (reset) begin
                  rnd count <= 11'b0;
                  cnt <= 11'b0;
18
19
              else begin if (rnd_count == value) begin
20
                  cnt <= 0;
                  rnd_count <= 11'b0;</pre>
              end
24
              else begin
25
                  rnd_count <= rnd_count + 1;</pre>
26
                  cnt <= rnd_count;</pre>
              end
          end
     endmodule
```


Reaction FSM code (reaction FSM.sv)

```
//CPE 300L, Lab3 reaction_FSM
module reaction_FSM(input logic clk, reset,
    input logic [10:0] cnt,
    output logic go, capture);
 typedef enum logic [4:0] {S0, S1, S2, S3, S4} statetype;
 statetype state, nextstate;
 always_ff @(posedge clk, posedge reset) begin
   if (reset) begin
     state <= 50;
    $display("reset pressed moving to state S0");
  state <= nextstate;</pre>
 always_comb begin
 capture <= 1'b0;
   case(state)
     50:
              if (ss) begin
                nextstate = S1;  //if ss pressed then move on to next state to start clock divider;
$display("ss pressed moving to state S1");
        else begin
       nextstate = S0; //if ss not pressed then stay in current state.
        $display("ss not pressed staying in state 50");
        end
```


```
///////// S1 start clock divider (50mhz to 1khz) in this state ////
            S1: if (!ss) begin
                    nextstate = S2;
                     $display("initializing random counter");
            end
              else begin
                nextstate = S1;
                $display("waiting for clk divider to complete");
                if (cnt == 1'd0) begin
                     nextstate = S3;
                     $display("cnt equal to 0 asserting go and moving to state S3");
              else begin
                nextstate = 52;
                $display("waiting for cnt to reach zero!");
          /////// S3 assert go (board LED gives signal) start reaction timer //////
            S3: if (ss) begin
              nextstate = S4;
               $display("starting reaction timer and moving to state S4");
          else begin
           nextstate = S3;
            $display("ss not pressed staying in state S3");
            S4: if (!ss) begin
              capture <= 1'b1;
               nextstate = 50;
               $display("ss pressed asserting capture, outputting reaction time and moving to state S0");
          else begin
            nextstate = S4;
           $display("ss not pressed staying in state S4");
          end
           default: begin
         nextstate = 50;
        assign go = (state == S3);
106
     endmodule
```

Reaction timer testbench (testbench_reaction.sv)

5. Reaction timer simulated waveform



6. Screenshot of binary reaction time on DE2-115 board



<u>Video demonstration:</u> <u>https://youtu.be/7MMEMc39STY?si=XSUWIVGCfESqhqm5</u>

7. Feedback

Would recommend a video demonstration or screenshots of expected outcomes on DE2 board within the assignment instruction PDF.