UNIVERSITY OF NEVADA LAS VEGAS. DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING LABORATORIES.

CPE300L - Digital System Architecture and Design Lab			Semester:	Fall 2025		
	Document author:	Darryll Mckoy				
	Author's email:	Mckoyd1@un	ılv.nevada.edu			
com	ments:					
	Des	Design Lab Document author:	Document author: Darryll Mckoy Author's email: Document topic: Postlab 1	Document author: Document author: Author's email: Document topic: Postlab 1		


1. Hours spent on this lab

Around 8 hours

2. <u>ALU</u>

a) Updated table and schematic with added XOR function

$ALUContro l_{2:0}$	Function
000	Add
001	Subtract
010	And
011	Or
100	Xor
101	SLT



b) Table of ALU test vector operations with added XOR and SLT:

Test	ALUControl	A	В	Result	ALUFlags
ADD 0+0	0	00000000	00000000	00000000	4
ADD 0+(-1)	0	00000000	FFFFFFF	FFFFFFF	8
ADD 1+(-1)	0	00000001	FFFFFFF	00000000	6
ADD FF+1	0	000000FF	00000001	00000100	2
SUB 0-0	1	00000000	00000000	00000000	4
SUB 0-(-1)	1	00000000	FFFFFFF	00000001	0
SUB 1-1	1	00000001	00000001	00000000	4
SUB 100-1	1	00000100	00000001	000000FF	0
AND FFFFFFFF, FFFFFFFF	0	FFFFFFF	FFFFFFFF	FFFFFFF	8
AND FFFFFFFF, 12345678	0	FFFFFFF	12345678	12345678	0
AND 12345678, 87654321	0	12345678	87654321	2244220	0
AND 00000000, FFFFFFF	0	00000000	FFFFFFF	00000000	4
OR FFFFFFF, FFFFFFF	1	FFFFFFF	FFFFFFF	FFFFFFF	0
OR 12345678, 87654321	1	12345678	87654321	97755779	0
OR 00000000, FFFFFFF	1	00000000	FFFFFFF	FFFFFFF	8
OR 00000000, 000000000	1	00000000	00000000	00000000	4

ADD 80000000, 80000000	0	80000000	80000000	00000000	7
ADD 7FFFFFFF, 00000001	0	7FFFFFFF	00000001	80000000	9
SUB 80000000, 00000010	1	80000000	00000010	7FFFFFF0	1
SUB 7FFFFFF, FFFFFFFF	1	7FFFFFFF	FFFFFFF	80000000	В
SLT FFFFFFF, 1	1	FFFFFFF	00000001	00000001	0
SLT 0, 0	1	00000000	00000000	00000000	4
SLT 12345678, 87654321	1	12345678	87654321	00000000	4
SLT FFFFFFFF, 00000000	1	FFFFFFF	000000000	00000001	0
XOR 1, 1	0	00000001	00000001	00000000	4
XOR	0	FFFFFFF	00000001	FFFFFFE	9
XOR 12345678, 00040000	0	12345678	00040000	12305678	0
XOR	0	7FFFFFFF	00000020	7FFFFFDF	0

c) System Verilog ALU file

```
C: > altera > 14.1 > ≡ alu.sv
      //Darryll Mckoy
      module alu(input logic [31:0] A, B,
      input logic [2:0] ALUControl,
      output logic [31:0] Result,
      output logic [3:0] ALUFlags);
      logic [32:0] Carry;
      always @(*) //include all assignments as combinational logic
      case (ALUControl)
      3'b000: begin
                                  //Carry is 1 bit larger than A and B so MSB will change to 1 if overflow.
          Carry = A + B;
          Result = Carry[31:0];
          ALUFlags[1] = Carry[32];
          ALUFlags[3] = Result[31]; //Will set negative flag if MSB is 1.
      if ( A[31] == B[31] && A[31] != Carry[31]) begin
          ALUFlags[0] = 1'b1; //sets carry flag to 1.
      else begin
          ALUFlags[0] = 1'b0; //sets carry flag to zero.
```

```
41 v 3'b001: begin
       Carry = A - B;
                             //Carry is 1 bit larger than A and B so MSB will change to 1 if overflow.
        Result = Carry[31:0];
        ALUFlags[3] = Result[31]; //Will set negative flag if MSB is 1.
47 v if (A[31] == B[31] && A[31] != Carry[31]) begin
   ALUFlags[1] = 1'b1; //sets carry flag to 1.
51 ∨ else begin
   ALUFlags[1] = 1'b0; //sets carry flag to zero.
    3'b010: Result = A & B; //AND
    3'b011: Result = A | B;
    3'b100: Result = A ^ B;
    3'b101: Result = (A < B) ? A : B; //SLT
    default: Result = 32'b0;
   always_comb begin
70 v if (Result == 32'b0) begin //Zero flag
       ALUFlags[2] = 1'b1; //sets zero flag to 1 if result is zero.
74 ∨ else begin
        ALUFlags[2] = 1'b0; //sets zero flag to zero if > zero.
    endmodule
```

d) ALU text test vector file

```
C: > altera > 14.1 > \ \ alu.txt
      0_00000000_00000000_000000000_4
      0 00000000 FFFFFFF FFFFFFF 8
      0 00000001 FFFFFFF 00000000 6
      0 000000FF 00000001 00000100 2
      1 00000000 00000000 000000000 4
      1_00000000_FFFFFFFF_00000001_0
      1 00000001 00000001 00000000 4
      1 00000100 00000001 000000FF 0
      2_FFFFFFFF_FFFFFFFF_8
      2_FFFFFFFF_12345678_12345678_0
      2_12345678_87654321_02244220 0
      2 00000000 FFFFFFF 00000000 4
      3_FFFFFFFF_FFFFFFFF_0
      3 12345678 87654321 97755779 0
      3 00000000 FFFFFFF FFFFFFF 8
      3 00000000 00000000 000000000 4
      0 80000000 80000000 000000000 7
      0_7FFFFFF_00000001_80000000_9
      1 80000000 00000010 7FFFFF0 1
      1_7FFFFFF_FFFFFFF_80000000_B
      5_FFFFFFF_00000001_00000001_0
      5 00000000 00000000 000000000 4
      5 12345678 87654321 00000000 4
      5_FFFFFFF 00000000 00000001 0
      4_00000001_00000001 00000000 4
      4_FFFFFFFF 00000001_FFFFFFFE_0
      4 12345678 00040000 12305678 0
      4_7FFFFFF_00000020_7FFFFFDF_0
 29
```


e) ALU testbench

```
//ALU testbench
      module testbench_alu();
               clk, reset;
       logic [31:0] A, B, Result, ResultExpected;
        logic [2:0] ALUControl;
        logic [3:0] ALUFlags;
        logic [31:0] vectornum, errors;
        logic [250:0] testvectors[10000:0];
       alu dut(.A(A), .B(B), .ALUControl(ALUControl), .Result(Result), .ALUFlags(ALUFlags));
         begin
         clk = 1; #5; clk = 0; #5;
        initial
         begin
           $readmemh("alu.txt", testvectors);
          vectornum = 0; errors = 0;
          reset = 1; #15; reset = 0; //#30;
```

```
// apply test vectors on rising edge of clk
 always @(posedge clk)
   begin
     #1; {ALUControl, A, B, ResultExpected, ALUFlags} = testvectors[vectornum];
 always @(negedge clk)
   if (~reset) begin // skip during reset
     if (Result !== ResultExpected) begin // check result
        $display("Error: inputs = %h", {ALUControl, A, B});
       $display(" outputs = %h (%h expected)",Result, ResultExpected);
       errors = errors + 1;
     vectornum = vectornum + 1;
     if (testvectors[vectornum] === 27'hx) begin
       $display("%h tests completed with %h errors",
             vectornum, errors);
       $finish;
end
endmodule
```

f) Test waveform





\$ 1 ₹	Msgs							
	x	4						\longrightarrow
→ /testbench_alu/A ———————————————————————————————————	xxxxxxxx	000000	01	X ffffffff	123456	78	7fffffff	\longrightarrow
→ /testbench_alu/B	xxxxxxxx	000000	01		000400	00	(000000	20
→ /testbench_alu/Result	00000000	000000	00	fffffffe	123056	78	7fffffdf	X
→ /testbench_alu/ALUFlags	x	4		(9	(0			X

3. Feedback

The new format so far has been much better compared to previous years. Labs are much better with the removal of the prelab submissions and change of format.