
UNIVERSITY OF NEVADA LAS VEGAS. DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING LABORATORIES.

Class:		E300L - Digital System Arc sign Lab	Semester:	Fall 2025		
Points		Document author:	Darryll Mckoy	/		
	Author's email: Mckoyd1@unlv.nev			lv.nevada.ed	u	
		Document topic:	Postlab 2			
Instructor's comments:						

1. Hours spent on this lab

About 7 hours

2. FSM state transition diagram




3. FSM System Verilog code

```
C: > altera > 14.1 > ■ FSM.sv
      module FSM(input logic clk, reset,
             output logic go, capture);
        statetype state, nextstate;
        always_ff @(posedge clk, posedge reset)
          if (reset) begin
           state <= 50;
            $display("reset pressed moving to state S0");
                   state <= nextstate;</pre>
           case (state)
            sa:
                      nextstate = S1;
                                         //if ss pressed then move on to next state and generate random value 0-3000;
                       $display("ss pressed moving to state S1");
               nextstate = S0;  //if ss not pressed then stay in current state.
               $display("ss not pressed staying in state 50");
                      if (cnt > 32'h0 && cnt < 32'hBB8) begin
                      nextstate = S2;
                      $display("cnt between 0-3000 asserting go and moving to state S2");
                 nextstate = 51;
                 $display("Error! cnt not between 0-3000 staying in S1");
               nextstate = S0;
                $display("ss pressed asserting capture and moving to state S0");
            nextstate = S2;
            $display("ss not pressed staying in state S2");
         assign capture = (state == 50);
         assign go = (state == S2);
       endmodule
```

FSM testbench code

```
C: > altera > 14.1 > ≡ testbench_FSM.sv
      module testbench_fsm();
                clk, reset;
       logic [31:0] cnt;
        logic go, capture;
        FSM dut(clk, reset, ss, cnt, go, capture);
        always
          begin
           clk = 1; #5; clk = 0; #5;
           cnt = $urandom%5000; #10;
 16
          end
        initial
        begin
         reset = 1; #10; reset = 0;
          ss = 1; #10;
         ss = 0; #10;
          ss = 1; #10;
      endmodule
```

4. FSM waveform




5. 1kHz clock system Verilog code

1kHz clock testbench code

```
C: > altera > 14.1 > ≡ clk1kHz_testbench.sv
      module testbench_clk1kHz();
                     clk, reset;
        logic
                     clkout;
        clk1kHz dut(clk, reset, clkout);
        // generate clock
        always
          begin
           clk = 1; #5 clk = 0;
       initial
          begin
          reset = 1; #5 reset = 0;
 22
        always @(posedge clk)
          begin
          clk = 1; #5; clk = 0; #5;
      endmodule
```

6. 1kHz clock waveform



7. Millisecond counter system Verilog code


```
C: > altera > 14.1 > 

■ mscnt.sv
      module mscnt(input logic clk, reset,
      output logic [31:0] cnt);
      logic [15:0] count = 0; // Counter to count clock cycles
        int value = 1000; // The number of clock cycles for 1 kHz
       int clk_20kHz = 20000;
           always @(posedge clk or posedge reset) begin
               if (reset) begin
                   count <= 16'd0;
                   cnt <= 32'b0;
               if (count == value) begin
                       count <= 16'd0;
                       cnt <= cnt + 1;</pre>
                   else begin
                       count <= count + 1;</pre>
                   end
           end
       endmodule
```

Millisecond counter system Verilog testbench code

```
C: > altera > 14.1 > ≡ mscnt_testbench.sv
      //millisecond counter testbench
      module testbench_mscnt();
                     clk, reset;
                     [31:0] cnt;
        mscnt dut(clk, reset, cnt);
        always
          begin
          clk = 1; #5 clk = 0;
       initial
          begin
           reset = 1; #5 reset = 0;
        //toggle clock at positive clock edge
        always @(posedge clk)
          begin
          clk = 1; #5; clk = 0; #5;
 31
      endmodule
```

8. Millisecond counter waveform



9. Feedback

No complaints.