


UNIVERSITY OF NEVADA LAS VEGAS. DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING LABORATORIES.

Class:	CPE300L - Digital System Architecture and Design Lab	Semester:	Fall 2025
Points	Document author:	Darryll Mckoy	
	Author's email:	mckoyd1@unlv.nevada.edu	
	Document topic:	Postlab 9	
Instructor's comments:			

1. Time required to complete this lab

This lab took around 12 hours.

2. Multicycle processor box diagram



3. Hierarchical SystemVerilog code of top-level processor module (and submodules)

```
43  module top(input logic      clk, reset,
44    |      |      output logic [31:0] WriteData, Adr,
45    |      |      output logic      MemWrite);
46
47    logic [31:0] PC, Instr, ReadData, SrcA, SrcB, ALUResult;
48
49    // instantiate processor and memories
50  riscvmulti rvmulti(clk, reset, PC, SrcA, SrcB, Instr, MemWrite, Adr,
51    |      |      |      |      |      WriteData, ALUResult, ReadData);
52
53    //imem imem(Adr, );
54    dmem dmem(clk, MemWrite, Adr, WriteData, ReadData);
55  endmodule
56
57  module riscvmulti(input logic      clk, reset,
58    |      |      |      |      |      output logic [31:0] PC, SrcA, SrcB,
59    |      |      |      |      |      output logic [31:0] Instr,
60    |      |      |      |      |      output logic      MemWrite,
61    |      |      |      |      |      output logic [31:0] adr, WriteData, ALUResult,
62    |      |      |      |      |      input  logic [31:0] ReadData);
63
64    logic      RegWrite, PCWrite, Zero, AdrSrc, IRWrite;
65    logic [1:0] ResultSrc, ALUSrcA, ALUSrcB;
66    logic [2:0] ImmSrc;
67    logic [2:0] ALUControl;
68
69  controller c( clk, reset, Instr[6:0], Instr[14:12], Instr[30], Zero,
70    |      |      |      |      |      ImmSrc, ALUSrcA, ALUSrcB, ResultSrc, AdrSrc, ALUControl, IRWrite,
71    |      |      |      |      |      PCWrite, RegWrite, MemWrite);
72
73  datapath dp(clk, reset, ResultSrc, AdrSrc,
74    |      |      |      |      |      ALUSrcB, ALUSrcA, RegWrite, IRWrite, PCWrite,
75    |      |      |      |      |      ImmSrc, ALUControl,
76    |      |      |      |      |      Zero, PC, SrcA, SrcB, Instr,
77    |      |      |      |      |      adr, WriteData, ALUResult, ReadData);
78 endmodule
--
```

```

329 module datapath(input logic      clk, reset,
330                   input logic [1:0] ResultsSrc,
331                   input logic      AdrSrc,
332                   input logic [1:0] ALUSrcB, ALUSrcA,
333                   input logic      RegWrite, IRWrite, PCWrite,
334                   input logic [2:0] ImmSrc,
335                   input logic [2:0] ALUControl,
336                   output logic     Zero,
337                   output logic [31:0] PC, SrcA, SrcB,
338                   output logic [31:0] Instr,
339                   output logic [31:0] Adr, WriteData, ALUResult,
340                   input logic [31:0] ReadData);
341
342   logic [31:0] PCTarget, rd1, rd2, A;
343   logic [31:0] ImmExt;
344   logic [31:0] ALUOut, Data;
345   logic [31:0] Result, oldPC;
346
347   // next PC logic
348   flopenr #(32) pcreg(clk, reset, PCWrite, Result, PC);
349   mux2 #(32) pcmux(PC, Result, AdrSrc, Adr);
350   flopopenr #(32) InstraDFlopPC(clk, reset, IRWrite, PC, OldPC);
351   flopopenr #(32) InstraDFlopRD(clk, reset, IRWrite, ReadData, Instr);
352   flopr #(32) InstrDflop(clk, reset, ReadData, Data);
353
354
355   // register file logic
356   regfile    rf(clk, RegWrite, Instr[19:15], Instr[24:20],
357                 | | | | | | | | Instr[11:7], Result, rd1, rd2);
358   extend     ext(Instr[31:7], ImmSrc, ImmExt);
359
360   flopr #(32) aluflopard1(clk, reset, rd1, A);
361   flopr #(32) aluflopard2(clk, reset, rd2, WriteData);
362
363   // ALU logic
364   mux3 #(32) srcamux(PC, OldPC, A, ALUSrcA, SrcA);
365   mux3 #(32) srcbmux(WriteData, ImmExt, 32'd4, ALUSrcB, SrcB);
366   alu        alu(SrcA, SrcB, ALUControl, ALUResult, Zero);
367   flopr #(32) aluflop(clk, reset, ALUResult, ALUOut);
368   mux3 #(32) resultmux(ALUOut, Data, ALUResult, ResultsSrc, Result);
369
endmodule

```

```
496  v module dmem(input logic      clk, we,
497    | | | | | input logic [31:0] a, wd,
498    | | | | | output logic [31:0] rd);
499
500      logic [31:0] RAM[63:0];
501
502  v initial
503    | | $readmemh("riscvtest.txt",RAM);
504
505      assign rd = RAM[a[31:2]]; // word aligned
506
507  v always_ff @(posedge clk)
508    | if (we) RAM[a[31:2]] <= wd;
509
510 endmodule
```

[GitHub link to full code:](#)

https://github.com/mckoyd1/CPE300L/blob/main/CPE300L_PostLab9/riscvmulti.sv

4. Table 1 showing key signals for at least the first three instructions

Step	PC	Instr	State	Result	Result Notes
1	00	00000000	S0: Fetch	00000004	
2	04	00500113	S1: Decode	00000005	
2	04	“ “	S8: ExecuteI	00000005	
2	04	“ “	S7: ALUWB	X	
2	04	“ “	S0: Fetch	00000008	
3	08	00c00193	S1: Decode	00c00000	
3	08	“ “	S8: ExecuteI	00c00000	
3	08	“ “	S7: ALUWB	X	
3	08	“ “	S0: Fetch	00000004	
4	0c	FF718393	S1: Decode	Ff718008	
4	0c	“ “	S8: ExecuteI	00318000	
4	0c	“ “	S7: ALUWB	X	
4	0c	“ “	S0: Fetch	00000010	

5. Simulation Waveforms

