| Class: | CPE300L - Digital System Architecture and Design Lab | Design Lab | Document author: | Darryll Mckoy | Author's email: | Document topic: | Postlab 8 | Instructor's comments:

1. Hours spent on this lab

About 7 hours

2. System Verilog code for controller module

```
======= Controller Module =========
6
    */
8
    module controller(input logic
9
                                 clk,
                   input logic
10
                                  reset.
                   input logic [6:0] op,
11
                   input logic [2:0] funct3,
12
                   input logic funct7b5,
13
                   input logic
14
                                  Zero,
                   output logic [1:0] ImmSrc,
15
                   output logic [1:0] ALUSrcA, ALUSrcB,
16
                   output logic [1:0] ResultSrc,
17
                   output logic
18
                                  AdrSrc,
                   output logic [2:0] ALUControl,
19
                   output logic IRWrite, PCWrite, output logic RegWrite, MemWrite);
20
22
      logic [1:0] ALUOp;
23
24
      logic
                Branch;
25
      MainFSM mf(clk, reset, op, Branch, PCUpdate, RegWrite, MemWrite, IRWrite, ResultSrc,
26
       ALUSrcA, ALUSrcB, AdrSrc, ALUOp);
27
28
      aludec ad(op[5], funct3, funct7b5, ALUOp, ALUControl);
29
      InstrDec Id(op, ImmSrc);
30
31
      assign PCWrite = Branch & Zero | PCUpdate;
32
    endmodule
33
34
35
```

```
37
    /*----
38
     ======= Main FSM Module =========
39
     */
40
41
    module MainFSM(input logic
                                    clk,
                   input logic
42
                                    reset,
                  input logic [6:0] op,
43
44
                  output logic
                                    Branch,
45
                  output logic
                                    PCUpdate,
46
                  output logic
                                    RegWrite,
                  output logic
                                    MemWrite,
47
                  output logic
48
                                    IRWrite,
49
                  output logic [1:0] ResultSrc,
                  output logic [1:0] ALUSrcA, ALUSrcB,
50
                  output logic
51
                                    AdrSrc,
52
                  output logic [1:0] ALUOp);
53
54
55
56
     typedef enum logic [3:0] { S0_FETCH, S1_DECODE, S2_MemAdr, S3_MemRead,
57
58
                              S4 MemWB, S5 MemWrite, S6 ExecuteR, S7 ALUWB,
59
                              S8_ExecuteI, S9_JAL, S10_BEQ} statetype;
60
61
        statetype current state, next state;
62
        // State register
63
        always_ff @(posedge clk or posedge reset) begin
64
            if (reset) begin
65
                current_state <= S0_FETCH;</pre>
66
67
            end else begin
68
                current_state <= next_state;</pre>
69
            end
70
        end
71
        // Next state logic and control signal generation
72
73
        always comb begin
```

```
74
 75
 76
              case (current_state)
 77
                  S0 FETCH: begin
                     AdrSrc
 78
                                 = 1'b0;
                      IRWrite = 1'b1; // Write instruction to IR
 79
                     ALUSrcA = 2'b00;
 80
 81
                     ALUSTCB
                                 = 2'b10;
                     ALU0p
                                 = 2'b00;
 82
 83
                     ResultSrc = 2'b10;
                               = 1'b1; // Increment PC
 84
                     PCUpdate
 85
                     MemWrite = 1'b0;
                     RegWrite
                               = 1'b0;
 86
                     next_state = S1_DECODE;
 87
 88
                  end
 89
                  S1_DECODE: begin
 90
                     // Decode instruction and determine next state based on opcode
 91
 92
                     ALUSTCA
                                 = 2'b01;
 93
                     ALUSTCB
                                 = 2'b01;
                                 = 2'b00;
 94
                     ALU0p
 95
                     ResultSrc = 2'b00;
                     IRWrite
                                 = 1'b0; // Write instruction to IR
 96
 97
                     PCUpdate
                                 = 1'b0; // Increment PC
 98
                      case (op)
 99
                         7'b0000011: begin // LW (Load Word)
100
                             next state = S2 MemAdr;
101
102
                          end
                          7'b0100011: begin //SW (Store Word)
103
                             next state = S2 MemAdr;
104
105
                          end
                          7'b0110011: begin // R-Type
106
                             next_state = S6_ExecuteR;
107
```

```
108
                           end
109
                           7'b0010011: begin // I-Type ALU
                              next_state = S8_ExecuteI;
110
111
                           end
                           7'b1101111: begin // JAL
112
                              next_state = S9_JAL;
113
114
                           end
115
                           7'b1100011: begin // beq
116
                              next_state = S10_BEQ;
117
                           default: begin // Handle unsupported opcodes
118
                              next state = S0 FETCH; // Or an error state
119
120
                           end
121
                       endcase
122
                  end
123
124
                  S2 MemAdr: begin
125
                      ALUSrcA = 2'b10;
126
                      ALUSrcB = 2'b01;
                      ALUOp = 2'b00;
127
128
129
                      case (op)
                           7'b0000011: begin // LW (Load Word)
130
131
                              next_state = S3_MemRead;
132
                           7'b0100011: begin //SW (Store Word)
133
134
                              next_state = S5_MemWrite;
135
                           end
                           default: begin // Handle unsupported opcodes
136
137
                              next_state = S0_FETCH; // Or an error state
138
                           end
139
                       endcase
```

```
140
141
                     //next_state = S_FETCH_0;
142
                  end
143
144
                  S3_MemRead: begin
                     ResultSrc = 2'b00;
145
                     AdrSrc = 1'b1;
146
147
                     ALUSrcA = 2'b00;
                     ALUSrcB = 2'b00;
148
149
                                     = S4_MemWB;
150
                     next_state
151
                  end
152
                  S4 MemWB: begin
153
154
                     ResultSrc
                                    = 2'b01; //Update result source
155
                     RegWrite
                                     = 1'b1; //Update address source
                     AdrSrc
                                    = 1'b0;
156
157
158
                     next_state
                                   = S0_FETCH;
159
                  end
160
                  S5 MemWrite: begin
161
                     ResultSrc = 2'b00; // Read_data1 from RegFile
162
163
                             = 1'b1; // Sign-extended immediate
                     MemWrite = 1'b1;
164
165
                     ALUSrcA = 2'b00;
166
                     ALUSrcB = 2'b00; // Data from memory
167
168
                     next_state
                                      = S0 FETCH;
169
                  end
170
                  S6_ExecuteR: begin
171
```


```
172
                       ALUSrcA = 2'b10;
                       ALUSrcB = 2'b00; // Data from memory
173
174
                       ALU0p
                              = 2'b10;
175
                                        = S7_ALUWB;
176
                       next_state
177
                   end
178
                   S7_ALUWB: begin
179
                       ResultSrc = 2'b00;
180
                       RegWrite = 1'b1;
181
                       ALUSrcA = 2'b00;
182
                       ALUSrcB = 2'b00; // Data from memory
183
184
                       ALU0p
                                 = 2'b00;
                       PCUpdate = 1'b0; // Increment PC
185
186
187
                      next_state
                                       = S0_FETCH;
188
                   end
189
                   S8_ExecuteI: begin
190
191
                       ALUSrcA = 2'b10;
192
                       ALUSrcB = 2'b01;
                       ALU0p
                              = 2'b10;
193
194
195
                       next state
                                      = S7 ALUWB;
196
                   end
197
                   S9 JAL: begin
198
                       ALUSrcA = 2'b01;
199
200
                       ALUSrcB = 2'b10;
201
                       ALU0p
                                 = 2'b00;
                       ResultSrc = 2'b00;
202
203
                       PCUpdate = 1'b1;
204
205
                                  = S7_ALUWB;
                    next_state
                end
206
207
                S10_BEQ: begin
208
                   ALUSrcA = 2'b10;
209
                   ALUSrcB = 2'b00;
210
211
                   ALU0p
                          = 2'b01;
212
                    ResultSrc = 2'b00;
                   Branch
                           = 1'b1;
213
214
215
                    next_state
                                 = S0_FETCH;
216
                end
217
                default: begin
218
                next_state = S0_FETCH;
219
220
                end
221
             endcase
222
         end
223
224
225
     endmodule
```

```
229
     /*----
230
     ========= ALU Decoder Module ========
231
     */
232
233
     module aludec(input logic
                                  opb5,
                 input logic [2:0] funct3,
234
235
                 input logic
                                  funct7b5,
236
                 input logic [1:0] ALUOp,
                 output logic [2:0] ALUControl);
237
238
       logic RtypeSub;
239
       assign RtypeSub = funct7b5 & opb5; // TRUE for R-type subtract instruction
240
241
       always_comb
242
243
         case(ALUOp)
          2'b00:
                              ALUControl = 3'b000; // addition
244
          2'b01:
                              ALUControl = 3'b001; // subtraction
245
246
          default: case(funct3) // R-type or I-type ALU
                    3'b000: if (RtypeSub)
247
248
                              ALUControl = 3'b001; // sub
249
                              ALUControl = 3'b000; // add, addi
250
                    3'b010:
                             ALUControl = 3'b101; // slt, slti
251
252
                    3'b110:
                             ALUControl = 3'b011; // or, ori
253
                    3'b111:
                              ALUControl = 3'b010; // and, andi
                             ALUControl = 3'bxxx; // ???
254
                    default:
255
                  endcase
256
         endcase
257
     endmodule
258
```

```
260
261
     ======= Instruction Decoder Module ======
     */
262
263
264 v module InstrDec(input logic [6:0] op,
                    output logic [1:0] ImmSrc);
266
267 v logic [10:0] controls;
268
269
         assign ImmSrc = controls;
270
271 ∨
       always comb
272
         case(op)
         // RegWrite ImmSrc ALUSrc MemWrite ResultSrc Branch ALUOp Jump
273 🗸
          7'b00000011: controls = 11'b1 00 1 0 01 0 00 0; // lw
274
275
           7'b0100011: controls = 11'b0 01 1 1 00 0 00 1; // sw
276
          7'b0110011: controls = 11'b1_00_0_0_00_0_10_0; // R-type
           7'b1100011: controls = 11'b0_10_0_0_00_1_01_0; // beq
277
           7'b0010011: controls = 11'b1 00 1 0 00 0 10 0; // I-type ALU
278
           7'b1101111: controls = 11'b1_11_0_0_10_01_1; // jal
279
280
                      controls = 11'b0 00 0 0 00 0 00 0; // non-implemented instruction
         endcase
281
282
283
284
     endmodule
```

3. Initially the controller module did not pass the test vectors. After simulating we found several errors that needed to be corrected one by one based on the error messages that printed to the terminal. Several corrections required within the FSM states, also made changes to the R-type instructions in the test vector text file (replaced all x's with 0's).

Screenshot of test vector wave file and successful compilation running 40 tests with zero errors.



** Note: \$stop : C:/Users/dmcko/OneDrive/Desktop/300L/Postlabs/CPE300L_PostLab8/controller_testbench.sv(80)
Time: 415 ps Iteration: 1 Instance: /testbench

Break in Module testbench at C:/Users/dmcko/OneDrive/Desktop/300L/Postlabs/CPE300L_PostLab8/controller_testbench.sv line 80

Loading MultiCycle_Lib.MainFSM
Loading MultiCycle_Lib.aludec
Loading MultiCycle_Lib.InstrDec

40 tests completed with

GetModuleFileName: The specified module could not be found.

VSIM 88> run

run run run VSIM 89> run

VSTM 89>