

Class:		CPE300L - Digital System Architecture and Design Lab		Semester:		Fall 2025		
Points			Document author:		Darryll Mckoy			
			Author's email:		Mckoyd1@unlv.nevada.edu			
			Document topic:		Postlab 1			
Instructor's comments:								


1. Hours spent on this lab

Around 8 hours

2. ALU

a) Updated table and schematic with added XOR function

ALUControl _{2:0}	Function
000	Add
001	Subtract
010	And
011	Or
100	Xor
101	SLT



b) Table of ALU test vector operations with added XOR and SLT:

Test	ALUControl	A	B	Result	ALUFlags
ADD 0+0	0	00000000	00000000	00000000	4
ADD 0+(-1)	0	00000000	FFFFFFFF	FFFFFFFF	8
ADD 1+(-1)	0	00000001	FFFFFFFF	00000000	6
ADD FF+1	0	000000FF	00000001	00000100	2
SUB 0-0	1	00000000	00000000	00000000	4
SUB 0-(-1)	1	00000000	FFFFFFFF	00000001	0
SUB 1-1	1	00000001	00000001	00000000	4
SUB 100-1	1	00000100	00000001	000000FF	0
AND FFFFFFFF, FFFFFFFF	0	FFFFFFFF	FFFFFFFF	FFFFFFFF	8
AND FFFFFFFF, 12345678	0	FFFFFFFF	12345678	12345678	0
AND 12345678, 87654321	0	12345678	87654321	2244220	0
AND 00000000, FFFFFFFF	0	00000000	FFFFFFFF	00000000	4
OR FFFFFFFF, FFFFFFFF	1	FFFFFFFF	FFFFFFFF	FFFFFFFF	0
OR 12345678, 87654321	1	12345678	87654321	97755779	0
OR 00000000, FFFFFFFF	1	00000000	FFFFFFFF	FFFFFFFF	8
OR 00000000, 00000000	1	00000000	00000000	00000000	4

ADD 80000000, 80000000	0	80000000	80000000	00000000	7
ADD 7FFFFFFF, 00000001	0	7FFFFFFF	00000001	80000000	9
SUB 80000000, 00000010	1	80000000	00000010	7FFFFFF0	1
SUB 7FFFFFFF, FFFFFFFF	1	7FFFFFFF	FFFFFFFF	80000000	B
SLT FFFFFFFF, 1	1	FFFFFFFF	00000001	00000001	0
SLT 0, 0	1	00000000	00000000	00000000	4
SLT 12345678, 87654321	1	12345678	87654321	00000000	4
SLT FFFFFFFF, 00000000	1	FFFFFFFF	00000000	00000001	0
XOR 1, 1	0	00000001	00000001	00000000	4
XOR	0	FFFFFFFF	00000001	FFFFFFFE	9
XOR 12345678, 00040000	0	12345678	00040000	12305678	0
XOR	0	7FFFFFFF	00000020	7FFFFFFDF	0

c) System Verilog ALU file


```
C: > altera > 14.1 > alu.sv
1  //////////////////////////////////////////////////
2  //32-bit ALU
3  //Darryll Mckoy
4  //CPE300L 1 ALU and testbenches
5
6
7  module alu(input logic [31:0] A, B,
8            input logic [2:0] ALUControl,
9            output logic [31:0] Result,
10           output logic [3:0] ALUFlags);
11
12     logic [32:0] Carry;
13     //initial begin
14
15     //ALUFlags = 0;
16     //end
17
18     //////////////////////////////////
19     always @(*) //include all assignments as combinational logic
20
21
22     case (ALUControl)
23     3'b000: begin
24         Carry = A + B;           //Carry is 1 bit larger than A and B so MSB will change to 1 if overflow.
25         Result = Carry[31:0];    //We only want the first 31 bits.
26         ALUFlags[1] = Carry[32]; //sets overflow flag
27         ALUFlags[3] = Result[31]; //Will set negative flag if MSB is 1.
28
29         if ( A[31] == B[31] && A[31] != Carry[31]) begin
30             ALUFlags[0] = 1'b1; //sets carry flag to 1.
31         end
32
33     else begin
34         ALUFlags[0] = 1'b0; //sets carry flag to zero.
35     end
36
37 end
```

```

40 //////////////////////////////////////////////////
41 ✓ 3'b001: begin
42     Carry = A - B;           //Carry is 1 bit larger than A and B so MSB will change to 1 if overflow.
43     Result = Carry[31:0];     //We only want the first 31 bits.
44     //Result = A - B;
45     ALUFlags[3] = Result[31]; //Will set negative flag if MSB is 1.
46
47 ✓ if ( A[31] == B[31] && A[31] != Carry[31]) begin
48     ALUFlags[1] = 1'b1;      //sets carry flag to 1.
49 end
50
51 ✓ else begin
52     ALUFlags[1] = 1'b0; //sets carry flag to zero.
53 end
54
55 end
56
57 //////////////////////////////////////////////////
58 3'b010: Result = A & B;      //AND
59 3'b011: Result = A | B;      //OR
60 3'b100: Result = A ^ B;      //XOR
61 3'b101: Result = (A < B) ? A : B; //SLT
62
63 default: Result = 32'b0;
64
65 endcase
66
67 //////////////////////////////////////////////////
68 always_comb begin
69
70 ✓ if (Result == 32'b0) begin //Zero flag
71     ALUFlags[2] = 1'b1;      //sets zero flag to 1 if result is zero.
72 end
73
74 ✓ else begin
75     ALUFlags[2] = 1'b0; //sets zero flag to zero if > zero.
76 end
77
78
79 end
80 endmodule

```

d) ALU text test vector file

C: > altera > 14.1 >  alu.txt

```
1 0_00000000_00000000_00000000_4
2 0_00000000_FFFFFFFF_FFFFFFFF_8
3 0_00000001_FFFFFFFF_00000000_6
4 0_000000FF_00000001_00000100_2
5 1_00000000_00000000_00000000_4
6 1_00000000_FFFFFFFF_00000001_0
7 1_00000001_00000001_00000000_4
8 1_00000100_00000001_000000FF_0
9 2_FFFFFFFF_FFFFFFFF_FFFFFFFF_8
10 2_FFFFFFFF_12345678_12345678_0
11 2_12345678_87654321_02244220_0
12 2_00000000_FFFFFFFF_00000000_4
13 3_FFFFFFFF_FFFFFFFF_FFFFFFFF_0
14 3_12345678_87654321_97755779_0
15 3_00000000_FFFFFFFF_FFFFFFFF_8
16 3_00000000_00000000_00000000_4
17 0_80000000_80000000_00000000_7
18 0_7FFFFFFF_00000001_80000000_9
19 1_80000000_00000010_7FFFFFF0_1
20 1_7FFFFFFF_FFFFFFFF_80000000_B
21 5_FFFFFFFF_00000001_00000001_0
22 5_00000000_00000000_00000000_4
23 5_12345678_87654321_00000000_4
24 5_FFFFFFFF_00000000_00000001_0
25 4_00000001_00000001_00000000_4
26 4_FFFFFFFF_00000001_FFFFFFFE_0
27 4_12345678_00040000_12305678_0
28 4_7FFFFFFF_00000020_7FFFFFFD_0
29 |
```

e) ALU testbench


```
C: > altera > 14.1 > testbench_alu.sv
1  //ALU testbench
2
3  module testbench_alu();
4      logic      clk, reset;
5      logic [31:0] A, B, Result, ResultExpected;
6      logic [2:0]  ALUControl;
7      logic [3:0]  ALUFlags;
8      logic [31:0] vectornum, errors;
9      logic [250:0] testvectors[10000:0];
10
11     // instantiate device under test
12     alu dut(.A(A), .B(B), .ALUControl(ALUControl), .Result(Result), .ALUFlags(ALUFlags));
13
14     // generate clock
15     always
16     begin
17         clk = 1; #5; clk = 0; #5;
18     end
19
20     // at start of test, load vectors
21     // and pulse reset
22     initial
23     begin
24         $readmemh("alu.txt", testvectors);
25         vectornum = 0; errors = 0;
26         reset = 1; #15; reset = 0; // #30;
27     end
```

```

29 // apply test vectors on rising edge of clk
30 always @(posedge clk)
31     begin
32         #1; {ALUControl, A, B, ResultExpected, ALUFlags} = testvectors[vectornum];
33     end
34
35 // check results on falling edge of clk
36 always @(negedge clk)
37     if (~reset) begin // skip during reset
38         if (Result != ResultExpected) begin // check result
39             $display("Error: inputs = %h", {ALUControl, A, B});
40             $display("  outputs = %h (%h expected)", Result, ResultExpected);
41             errors = errors + 1;
42         end
43
44         vectornum = vectornum + 1;
45
46         if (testvectors[vectornum] === 27'hx) begin
47             $display("%h tests completed with %h errors",
48                 vectornum, errors);
49             $finish;
50         end
51     end
52 end
53 endmodule
54

```

f) Test waveform



	Msgs	
+ /testbench_alu/ALUControl	x	{ 2
+ /testbench_alu/A	xxxxxxxx	{ ffffffff } 12345678 } 00000000
+ /testbench_alu/B	xxxxxxxx	{ ffffffff } 12345678 } 87654321 } ffffffff
+ /testbench_alu/Result	00000000	{ ffffffff } 12345678 } 02244220 } 00000000
+ /testbench_alu/ALUFlags	x	{ 8 } 0 } 4

	Msgs	
+ /testbench_alu/ALUControl	x	{ 3
+ /testbench_alu/A	xxxxxxxx	{ ffffffff } 12345678 } 00000000
+ /testbench_alu/B	xxxxxxxx	{ ffffffff } 87654321 } ffffffff } 00000000
+ /testbench_alu/Result	00000000	{ ffffffff } 97755779 } ffffffff } 00000000
+ /testbench_alu/ALUFlags	x	{ 0 } 8 } 4

	Msgs	
+ /testbench_alu/ALUControl	x	{ 0
+ /testbench_alu/A	xxxxxxxx	{ 80000000 } 7fffffff } 80000000 } 7fffffff
+ /testbench_alu/B	xxxxxxxx	{ 80000000 } 00000001 } 00000010 } ffffffff
+ /testbench_alu/Result	00000000	{ 00000000 } 80000000 } 7fffffff0 } 80000000
+ /testbench_alu/ALUFlags	x	{ 7 } 9 } 1 } 9

	Msgs	
+ /testbench_alu/ALUControl	x	{ 5
+ /testbench_alu/A	xxxxxxxx	{ ffffffff } 00000000 } 12345678 } ffffffff
+ /testbench_alu/B	xxxxxxxx	{ 00000001 } 00000000 } 87654321 } 00000000
+ /testbench_alu/Result	00000000	{ 00000001 } 00000000 } 12345678 } 00000000
+ /testbench_alu/ALUFlags	x	{ 0 } d } 9 } d

	Msgs	
+ /testbench_alu/ALUControl	x	{ 4
+ /testbench_alu/A	xxxxxxxx	{ 00000001 } ffffffff } 12345678 } 7fffffff }
+ /testbench_alu/B	xxxxxxxx	{ 00000001 } } 00040000 } 00000020 }
+ /testbench_alu/Result	00000000	{ 00000000 } fffffffe } 12305678 } 7fffffdf }
+ /testbench_alu/ALUFlags	x	{ 4 } 9 } 0 }

3. Feedback

The new format so far has been much better compared to previous years. Labs are much better with the removal of the prelab submissions and change of format.