## Schematic Board Pano Upper

Page Description

USB Host Controller Title Page Video DAC

USB Interface

Audio Interface

FPGA Ethernet Interface Ethernet Phy & Port Power Supply Monitoring

change

Released, only title block changes, as P6 was simply a layout

Released

8/12/07

P5

9/13/07

P6

Connected DM lines, removed R83 and R34. Uninstalled (debug feature) FPGA Programmed LED to save cos

12 12

 $^{\circ}$ 

Changed bypass scheme on VREG\_1V8 to

 $^{\circ}$ 

11/19/07

⋖

USB ESD Changes Added more bypass on V3V3

ω n

11/17/07

Ь7

resemble NXP's reference design.

Uninstall R156 to select proper voltage for USB controller.

This was done on rev A, but was wrong in the schematic.

Remove 0 ohm resistor R116, and tie VGA AVDD rail directly

to 3.3V.

 $\sim$ 

Added FET, R, and C to filter out red LED flash during reset Added R148 to keep LM809 powered during use. Separated V2V5\_REF and V3V3\_REF.
Added R149 on FPGA\_CODEC\_SCLK.
Marked DDR Clock destination termination components as NI

13 13 10 17

8/11/07

Moved some circuitry to lower board Added extensive power monitoring

Released

7/2/07

Р4

Description of Changes

Date

Rev Ρ4

Description of Changes

Pages

Date 1/26

Rev 00 2/9

Release to Fab

5/18

FPGA Configuration

FPGA Debug & Pixel Clock

10

FPGA Power and Decoupling

11

ODR DRAM Interface

Connection to Lower Board

Diode to Input Power. Change DQS termination from midpoint to dual src

Move DQS2 to pin J15 (P2-2)

Add Schematic Text to explain built in LDOS.

Change Ethernet Reset to be driven from FPGA. (P2-3)

Add pull-up resistor on Push Reset L (P2-3)

Remove R123 from FPGA\_REEN[7:0] to FPGA\_RED[7:0].

Moved RJ45 LEDS to V3GA GREEN[7:0] to FPGA\_RED[7:0].

Moved RJ45 LEDS to V3GA CREEN[7:0] to FPGA\_RED[7:0].

Add no-load resistor to support KS8001L

Add pull-down resistor on FPGA\_CODEC\_RESET

Add EMI Filter and Reverse Protection Diode to Input Power.

Add pull-down resistor on FPGA\_CODEC\_RESET

Add EMI Filter and Reverse Protection Diode to Input Power.

Add pull-down resistor on FPGA\_USB\_RESET\_L

Add pull-down resistor on FPGA\_USB\_RESET\_L VREF generation circuit. Added buffers to HSYNC & VSYNC, Changed Series Term Value, add back the jumper correct typo in mper correct typo in memor and correct typo in rdh, wrn gnd or tie vcc various pins (remove resistors) on THS8135 reduce resistor value on LEDs change to 1208 right angle LEDs change to 1208 right angle LEDs add pullup to FPGA side of DDC SDA, change to 4.7k values add pullup to SDA to clock synthesizer add stake pins to allow spi prog after snap off removed change cap shape name to c size add third mech. pad for SMT right angle LED Remove ferites on isp1760 rref per more recent app note Remove LEDS on USB power, add gate resistor and to avoid conflict with bus names. Removed FPGA\_DDC\_EN signal, tied high instead. Decreased the value of R129 and R130, and added luf to Ground Mounting holes
Remove RS232 serial port
Remove PS/2 serial port
Remove PS/2 serial port
Remove PS/2 ports
Sub switch for jumer
R2R Resistive DAC experiment
Move position of TXC series termination and change name
Remove linear requiator for Video AVDD
Downsize 1.8V & 2.5V linear requiators
Downsize capacitors around FPGA (100uF -> 10uF)
Replace Ferrites on synch signals with resistors
Remove R56 and R59 (previously DNS)
Replace FB/2 ports
New LED symbol to flip device
Is Update FPGA symbol pins
Indate FPGA symbol pins and removed extraneous ESD Clamp.
R27 & R29 are now pull-ups.
Added 10uF Cap, 2210hm Resistor, and HEADSET\_DET
Eth det siyuse on DDC 5V
Removed Debug Features throughout
Changed DDR Clock Termination and added provision for capacitor to slow USB turn on & prevent power dip. Add Push Reset L signal to FPGA change clock PLL to use out.
change 100mhz osc series term to 0 ohms remove series terms on address/cmd bus to DDR connect ISP1760 REV5V or other ner more recent mech. pad for SMT right angle LED ock PLL to use OUT2 Fix FAN1117 resistor positions Fix Ethernet strapping/LED circuit Fix Dip Switch high side voltage to 1.8V LVCMOS signalling 4,5,12 6 6 о & т п о с т 111 12 2 7 113 3 9 7 1  $\sim$ 7 & 2/19 3/11 3/27

Added 3 port HUB between NXP and external USB connectors. Added Maxim USB power switch with max Iout = 700ma Added control for new USB hub to previously unused FPGA pins Updated NXP USB Controller to TFBGA package Added pull-ups on Clk\_En input of Hub and Pwr\_En inputs of

6/19/08

O

USB power switches. Removed filter cap on OCS3 input of

Added series R to 24MHz Clk output to USB hub. Added FS

flag from USB hub.

10

single pull-up to allow for via breakout space on board.

Updated reference designators to ensure no overlap

4,10

m

O

between Rev B and Rev C boms

Changed R501-503 to 221 ohms and tied to 5V

4

8/11/08

 $C_1$ 

Added R900-R903.

Modified board to board connector pinout

13

1/14/09 1/14/09

Д

Added filter to RJ45 LEDs.

Combined Rpack pull-ups on upper USB\_D databus into a

## INSTALLED PROPERTY

All parts on this schematic are labeled with an "INSTALLED" property. The value is one of the following:

Part is installed on the board Null

Part is installed on the board Blank goes at this location Schematic symbol represents a feature of the PCB, no part PCB

Footprint exists on the board, but part is not installed

IN

Installed in lab for debug purposes only. Removed for production.

pano

Pano Upper Board Title

Document Numbe 485-0001-0010 Size B























