{"payload":{"header_redesign_enabled":false,"results":[{"id":"160366963","archived":false,"color":"#b2b7f8","followers":9,"has_funding_file":false,"hl_name":"mcleod-ideafix/simple_sdram_controller","hl_trunc_description":"A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":160366963,"name":"simple_sdram_controller","owner_id":9286478,"owner_login":"mcleod-ideafix","updated_at":"2018-12-04T14:16:52.412Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":71,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Amcleod-ideafix%252Fsimple_sdram_controller%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/mcleod-ideafix/simple_sdram_controller/star":{"post":"lUYmf7JMhifmOllY7x_ok80Ff6yUOXf8au9cj0RSbGTUrNOAoenUBSoAj08xHisqhDJD4D_sDJhBQvRdl2AlxQ"},"/mcleod-ideafix/simple_sdram_controller/unstar":{"post":"N7sQwvVWeCb7dFHYp5MJydvRi6l-que49RLHPN9L0K8M4FHH1KvxMBkfoXHKdi_K2d-c_k8MKVAZpup71AXscw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"7ntPKnJgBfsawOiDgFaOow8eBnJXh62VZd9iiSG1VwarEpnma8c-x_2RM88djSLTVG3Rcam1s7zTMUD_z7yuCA"}}},"title":"Repository search results"}