

ELECTRONICS ENGINEERING ELEC335 - MICROPROCESSORS LABORATORY

LAB #2

Muhammet Cemal Eryiğit	1801022024
Şahabettin Alpcan Soydaş	1801022014
Mert Tuncay Firil	1901022285

1. PROBLEM 1

1.1. FLOW CHART




Figure 1. Flowchart

1.2. CONNECTION DIAGRAM




Figure 2. Connection Diagram

1.3. REQUESTED PICTURES FOR QUESTIONS




Figure 3. Circuit for Problem 1 Delay 125ms



Figure 4. Oscilloscope Display for Problem 1 Delay 125ms




Figure 5. Circuit for Problem 1 Delay 5ms



Figure 6. Oscilloscope Display for Problem 1 Delay 5ms




Figure 7. Circuit for Problem 1 Status LED and Button Delay




Figure 8. Oscilloscope Display for Problem 1 Status LED and Button Delay

1.4. CODE

```
syntax unified
.cpu cortex-m0plus
.fpu softvfp
.thumb
/* make linker see this */
.global Reset Handler
/* get these from linker script */
.word _sdata
.word edata
.word sbss
.word ebss
//LEFT TO RIGHT LEDS 0-1-2-3-4-5-6-STATUS => PB0-PB1-PB2-PB3-PB4-PB5-PB6-PB7
// BUTTON-PA0
/* define peripheral addresses from RM0444 page 57, Tables 3-4 */
.equ RCC BASE, (0x40021000) // RCC base address
.equ RCC IOPENR, (RCC BASE + (0x34)) // RCC IOPENR register offset
.equ GPIOA_BASE, (0x50000000) // GPIOA base address .equ GPIOA_MODER, (GPIOA_BASE + (0x00)) // GPIOA MODER register offset .equ GPIOA_ODR, (GPIOA_BASE + (0x14)) // GPIOA_ODR register offset .equ GPIOA_IDR, (GPIOA_BASE + (0x14)) // GPIOA_IDR register offset
.equ GPIOB ODR,
                        (GPIOB BASE + (0x14)) //GPIOB ODR REG OFFSET
//.equ DELAY, (0x022E0) //5 ms delay 0x022E0 = 8928
                       (0x367EE) //125 ms delay 0x367EE = 223214
.equ DELAY,
//.equ DELAY,
                        (0x1B3F72) //1s delay 0x1B3F72 = 1785714
/* vector table, +1 thumb mode */
.section .vectors
vector table:
                                /* Stack pointer */
     .word estack
     .word Reset Handler +1 /*
     .word Reset_Handler +1  /* Reset handler */
.word Default_Handler +1  /* NMI handler */
     .word Default Handler +1 /* HardFault handler */
     /* add rest of them here if needed */
/* reset handler */
.section .text
Reset Handler:
     /* set stack pointer */
     ldr r0, = estack
```

```
mov sp, r0
     /* initialize data and bss
     * not necessary for rom only code
     * */
     bl init data
     /* call main */
     bl main
     /* trap if returned */
     b.
/* initialize data and bss sections */
.section .text
init_data:
     /* copy rom to ram */
     ldr r0, = sdata
     ldr r1, = _edata
     ldr r2, = sidata
     movs r3, #0
     b LoopCopyDataInit
     CopyDataInit:
          ldr r4, [r2, r3]
          str r4, [r0, r3]
          adds r3, r3, #4
     LoopCopyDataInit:
          adds r4, r0, r3
          cmp r4, r1
          bcc CopyDataInit
     /* zero bss */
     ldr r2, = sbss
     ldr r4, = ebss
     movs r3, #0
     b LoopFillZerobss
     FillZerobss:
          str r3, [r2]
          adds r2, r2, #4
     LoopFillZerobss:
          cmp r2, r4
          bcc FillZerobss
     bx lr
/* default handler */
.section .text
```

```
Default Handler:
     b Default Handler
/* main function */
.section .text
main:
     /* enable GPIOA and GPIOB clock */
     ldr r6, =RCC IOPENR
     ldr r5, [r6]
     /* movs expects imm8, so this should be fine */
     movs r4, 0x3 //PORT A AND B ACTIVE
     orrs r5, r5, r4
     str r5, [r6]
     /* setup button */
     ldr r6, =GPIOA MODER
     ldr r5, [r6]
     /* cannot do with movs, so use pc relative */
     movs r4, 0x3
     bics r5, r5, r4
     movs r4, 0x0 // 0x00 PAO input mode
     orrs r5, r5, r4
     str r5, [r6] // store r5 data to GPIOC MODER //PAO-Button
     /* setup LEDs */
     ldr r6, =GPIOB MODER
     ldr r5, [r6]
     /* */
     movs r4, 0xFF
     bics r5, r5, r4
     movs r4, 0x55 //first 4 pin 01010101=>0x55
     orrs r5, r5, r4
     lsls r5, 0x8 //shifting 8 times left to set last 4 pin as output
     orrs r5, r5, r4
     str r5, [r6] // 8 pin as output
     //button connected to PAO
     ldr r2, = DELAY
     no led:
          ldr r6, =GPIOB ODR
          ldr r5, [r6]
          movs r4, \#0x7F
          ands r5, r5, r4
          str r5, [r6]
          subs r2, r2, #1
          bne no led
          ldr r6, =GPIOB_ODR
```

```
ldr r5, [r6]
     movs r4, #0xFF
     bics r5, r5, r4
     movs r4, \#0x0
     orrs r5, r5, r4
     str r5, [r6]
     button no led:
          ldr r2, = DELAY
          ldr r6, =GPIOA IDR
          ldr r5, [r6]
          movs r4, \#0x1 //r4=0x1
          ands r5, r5, r4 // GPIOA_IDR and r4
          cmp r5, \#0x1 //if GPIOA IDR[0]==1
          bne one led
          ldr r6, =GPIOB ODR
          ldr r5, [r6]
          movs r4, #0x80
          orrs r5, r5, r4
          str r5, [r6]
          bl button no led
one led:
     ldr r6, =GPIOB ODR
     ldr r5, [r6]
     movs r4, \#0x7F
     ands r5, r5, r4
     str r5, [r6]
     subs r2, r2, #1
     bne one led
     ldr r6, =GPIOB ODR
     ldr r5, [r6]
     movs r4, \#0x8
     orrs r5, r5, r4
     str r5, [r6]
     button one led:
          ldr r2, = DELAY
          ldr r6, =GPIOA IDR
          ldr r5, [r6]
          movs r4, \#0x1
          ands r5, r5, r4
          cmp r5, \#0x1
          bne three led
          ldr r6, =GPIOB ODR
          ldr r5, [r6]
          movs r4, #0x80
          orrs r5, r5, r4
          str r5, [r6]
          bl button one led
three led:
     ldr r6, =GPIOB ODR
     ldr r5, [r6]
```

```
movs r4, \#0x7F
     ands r5, r5, r4
     str r5, [r6]
     subs r2, r2, #1
     bne three led
     ldr r6, =GPIOB ODR
     ldr r5, [r6]
     movs r4, \#0x1C
     orrs r5, r5, r4
     str r5, [r6]
     button three led:
          ldr r2, = DELAY
          ldr r6, =GPIOA IDR
          ldr r5, [r6]
          movs r4, \#0x1
          ands r5, r5, r4
          cmp r5, \#0x1
          bne five led
          ldr r6, =GPIOB ODR
          ldr r5, [r6]
          movs r4, #0x80
          orrs r5, r5, r4
          str r5, [r6]
          bl button three led
five led:
     ldr r6, =GPIOB ODR
     ldr r5, [r6]
     movs r4, \#0x7F
     ands r5, r5, r4
     str r5, [r6]
     subs r2, r2, \#1
     bne five led
     ldr r6, =GPIOB ODR
     ldr r5, [r6]
     movs r4, \#0x3E
     orrs r5, r5, r4
     str r5, [r6]
     button five led:
          ldr r2, = DELAY
          ldr r6, =GPIOA IDR
          ldr r5, [r6]
          movs r4, \#0x1
          ands r5, r5, r4
          cmp r5, \#0x1
          bne seven led
          ldr r6, =GPIOB ODR
          ldr r5, [r6]
          movs r4, #0x80
          orrs r5, r5, r4
          str r5, [r6]
          bl button five led
```

```
seven led:
     ldr r6, =GPIOB ODR
     ldr r5, [r6]
     movs r4, \#0x7F
     ands r5, r5, r4
     str r5, [r6]
     subs r2, r2, #1
     bne seven led
     ldr r6, =GPIOB ODR
     ldr r5, [r6]
     movs r4, \#0x7F
     orrs r5, r5, r4
     str r5, [r6]
     button seven led:
          ldr r2, = DELAY
          ldr r6, =GPIOA IDR
          ldr r5, [r6]
          movs r4, \#0x1
          ands r5, r5, r4
          cmp r5, \#0x1
          bne five2 led
          ldr r6, =GPIOB ODR
          ldr r5, [r6]
          movs r4, #0x80
          orrs r5, r5, r4
          str r5, [r6]
          bl button seven led
temp:
bl no led
five2 led:
     ldr r6, =GPIOB ODR
     ldr r5, [r6]
     movs r4, \#0x7F
     ands r5, r5, r4
     str r5, [r6]
     subs r2, r2, #1
     bne five2 led
     ldr r6, =GPIOB ODR
     ldr r5, [r6]
     movs r4, \#0x3E
     ands r5, r5, r4
     str r5, [r6]
     button five2 led:
          ldr r2, = DELAY
          ldr r6, =GPIOA IDR
          ldr r5, [r6]
          movs r4, \#0x1
          ands r5, r5, r4
          cmp r5, \#0x1
```

```
bne three2 led
          ldr r6, =GPIOB ODR
          ldr r5, [r6]
          movs r4, #0x80
          orrs r5, r5, r4
          str r5, [r6]
          bl button five2 led
three2 led:
     ldr r6, =GPIOB ODR
     ldr r5, [r6]
     movs r4, \#0x7F
     ands r5, r5, r4
     str r5, [r6]
     subs r2, r2, #1
     bne three2 led
     ldr r6, =GPIOB ODR
     ldr r5, [r6]
     movs r4, \#0x1C
     ands r5, r5, r4
     str r5, [r6]
     button three2 led:
          ldr r2, = DELAY
          ldr r6, =GPIOA IDR
          ldr r5, [r6]
          movs r4, \#0x1
          ands r5, r5, r4
          cmp r5, \#0x1
          bne one2 led
          ldr r6, =GPIOB ODR
          ldr r5, [r6]
          movs r4, #0x80
          orrs r5, r5, r4
          str r5, [r6]
          bl button three2 led
one2 led:
     ldr r6, =GPIOB ODR
     ldr r5, [r6]
     movs r4, \#0x7F
     ands r5, r5, r4
     str r5, [r6]
     subs r2, r2, #1
     bne one2 led
     ldr r6, =GPIOB ODR
     ldr r5, [r6]
     movs r4, \#0x8
     ands r5, r5, r4
     str r5, [r6]
     button one2 led:
          ldr r2, = DELAY
          ldr r6, =GPIOA IDR
```

```
ldr r5, [r6]
  movs r4, #0x1
  ands r5, r5, r4
  cmp r5, #0x1
  bne temp
  ldr r6, =GPIOB_ODR
  ldr r5, [r6]
  movs r4, #0x80
  orrs r5, r5, r4
  str r5, [r6]
  bl button_one2_led

/* this should never get executed */
  nop
```

Figure 9. Code for Problem 1

1.5. CONCLUSION

In this problem, diamond pattern is implemented with external LEDs. 8 LED and 1 push button is used. The button is used to play or pause the pattern. When the button is pressed, pattern stops, status led lights on and when the button is released, the pattern continues from where it is stopped. To solve bouncing problem, 125ms delay is implemented.

2. PROBLEM 2

2.1. FLOW CHART




Figure 10. Flowchart

2.2. CONNECTION DIAGRAM




Figure 11. Connection Diagram

2.3. REQUESTED PICTURES FOR QUESTIONS




Figure 12. Circuit for Problem 2




Figure 13. Oscilloscope Display for Problem 2 Button PA9

2.4. CODE

```
.syntax unified
.cpu cortex-m0plus
.fpu softvfp
.thumb
/* make linker see this */
.global Reset Handler
/* get these from linker script */
.word _sdata
.word edata
.word sbss
.word ebss
/* define peripheral addresses from RM0444 page 57, Tables 3-4 */
(0x5000000)
                                       // GPIOC base address
.equ GPIOA BASE,
//.equ DELAY,
                         (0xC3500)
/* vector table, +1 thumb mode */
.section .vectors
vector table:
                          /* Stack pointer */
    .word estack
    .word Reset_Handler +1  /* Reset handler */
.word Default Handler +1 /* NMI handler */
    .word Default Handler +1 /* HardFault handler */
    /* add rest of them here if needed */
/* reset handler */
.section .text
Reset Handler:
    /* set stack pointer */
    ldr r0, = estack
    mov sp, r0
    /* initialize data and bss
    * not necessary for rom only code
    * */
    bl init data
    /* call main */
    bl main
    /* trap if returned */
```

```
b.
/* initialize data and bss sections */
.section .text
init data:
     /* copy rom to ram */
     ldr r0, = sdata
     ldr r1, =_edata
     ldr r2, = sidata
     movs r3, #0
     b LoopCopyDataInit
     CopyDataInit:
          ldr r4, [r2, r3]
          str r4, [r0, r3]
          adds r3, r3, #4
     LoopCopyDataInit:
          adds r4, r0, r3
          cmp r4, r1
          bcc CopyDataInit
     /* zero bss */
     ldr r2, =_sbss
ldr r4, =_ebss
     movs r3, #0
     b LoopFillZerobss
     FillZerobss:
          str r3, [r2]
          adds r2, r2, #4
     LoopFillZerobss:
          cmp r2, r4
          bcc FillZerobss
     bx lr
/* default handler */
.section .text
Default Handler:
     b Default Handler
/* main function */
.section .text
main:
     /* enable GPIOC clock, bit2 on IOPENR */
     ldr r6, =RCC_IOPENR
```

```
ldr r5, [r6]
/* movs expects imm8, so this should be fine */
movs r4, 0x1
orrs r5, r5, r4
str r5, [r6]
/* setup PC6 for led 01 for bits 12-13 in MODER */
ldr r6, =GPIOA MODER
ldr r5, [r6]
/* cannot do with movs, so use pc relative */
1dr r4, =0x3FFFFF
bics r5, r5, r4
1dr r4, =0x15505
orrs r5, r5, r4
str r5, [r6]
1dr r1, = 0xC3500
set:
movs r7, #0x0
b check
number0:
     subs r1, r1, #1
     bne number0
     ldr r6, =GPIOA ODR
     ldr r5, [r6]
     1dr r4, = #0x0
     ands r5, r5, r4
     str r5, [r6]
     1dr r3 = 0xF3
     orrs r5, r5, r3
     str r5, [r6]
     1dr r1, = 0xC3500
     ldr r6,=GPIOA IDR
     ldr r2, [r6]
     movs r4, \#0x1
     lsls r4, #0xA
     ands r2, r2, r4
     lsrs r2, #10
     cmp r2,0x1
     beq check
     ldr r3, [r6]
     movs r4, \#0x1
     lsls r4, \#0x9
     ands r3, r3, r4
     lsrs r3, #7
     orrs r3, r3, r7
     cmp r3, 0x5
     beq number4
     orrs r3, r3, r7
     cmp r3, 0x6
     beq number6
```

```
orrs r3, r3, r7
     cmp r3, 0x7
     beq number5
     bne number0
          number5:
     subs r1, r1, #1
     bne number5
     ldr r6, =GPIOA ODR
     ldr r5, [r6]
     1dr r4, = #0x0
     ands r5, r5, r4
     str r5, [r6]
     1dr r1, = 0xC3500
     ldr r3, = 0x1B1
     orrs r5, r5, r3
     str r5, [r6]
     ldr r6,=GPIOA IDR
     ldr r2, [r6]
     movs r4, \#0x1
     lsls r4, #0xA
     ands r2, r2, r4
     lsrs r2, #10
     cmp r2,0x1
     beq check
     ldr r3, [r6]
     movs r4, \#0x1
     lsls r4, \#0x9
     ands r3, r3, r4
     lsrs r3, #9
     cmp r3, 0x1
     beq number4
     bne number5
number1:
    subs r1, r1, #1
     bne number1
     ldr r6, =GPIOA ODR
     ldr r5, [r6]
     1dr r4 = #0x0
     ands r5, r5, r4
     str r5, [r6]
     1dr r1, = 0xC3500
     1dr r3 = 0x12
     orrs r5, r5, r3
     str r5, [r6]
     ldr r6,=GPIOA IDR
     ldr r2, [r6]
     movs r4, \#0x1
     lsls r4, #0xA
     ands r2, r2, r4
     lsrs r2, #10
     cmp r2,0x1
     beq check
```

```
ldr r3, [r6]
     movs r4, \#0x1
     lsls r4, \#0x9
     ands r3, r3, r4
     lsrs r3, #9
     cmp r3, 0x1
     beq number0
     bne number1
          check:
     subs r1, r1, #1
     bne check
     1dr r1, = 0xC3500
     adds r7,0x1
     cmp r7, #0x1
     beq alpcan
     cmp r7,\#0x2
     beg cemal
     cmp r7,0x3
     beq tuncay
     cmp r7,0x4
     beq set
          number6:
     subs r1, r1, #1
     bne number6
     ldr r6, =GPIOA ODR
     ldr r5, [r6]
     1dr r4, = #0x0
     ands r5, r5, r4
     str r5, [r6]
     1dr r1, = 0xC3500
     ldr r3, = 0x1F1
     orrs r5, r5, r3
     str r5, [r6]
     ldr r6,=GPIOA IDR
     ldr r2, [r6]
     movs r4, \#0x1
     lsls r4, #0xA
     ands r2, r2, r4
     lsrs r2, #10
     cmp r2,0x1
     beq check
     ldr r3, [r6]
     movs r4, \#0x1
     lsls r4, #0x9
     ands r3, r3, r4
     lsrs r3, #9
     cmp r3, 0x1
     beg number5
     bne number6
number2:
    subs r1, r1, #1
     bne number2
```

```
ldr r6, =GPIOA ODR
     ldr r5, [r6]
     1dr r4, = #0x0
     ands r5, r5, r4
     str r5, [r6]
     1dr r1, = 0xC3500
     1dr r3, = 0x163
     orrs r5, r5, r3
     str r5, [r6]
     ldr r6,=GPIOA IDR
     ldr r2, [r6]
     movs r4, \#0x1
     lsls r4, #0xA
     ands r2, r2, r4
     lsrs r2, #10
     cmp r2,0x1
     beg check
     ldr r3, [r6]
     movs r4, \#0x1
     lsls r4, \#0x9
     ands r3, r3, r4
     lsrs r3, #9
     cmp r3, 0x1
     beg number1
     bne number2
number4:
     subs r1, r1, #1
     bne number4
     ldr r6, =GPIOA ODR
     ldr r5, [r6]
     1dr r4, = #0x0
     ands r5, r5, r4
     str r5, [r6]
     1dr r1, = 0xC3500
     1dr r3 = 0x192
     orrs r5, r5, r3
     str r5, [r6]
     ldr r6,=GPIOA IDR
     ldr r2, [r6]
     movs r4, \#0x1
     lsls r4, #0xA
     ands r2, r2, r4
     lsrs r2, #10
     cmp r2,0x1
     beq check
     ldr r3, [r6]
     movs r4, \#0x1
     lsls r4, \#0x9
     ands r3, r3, r4
     lsrs r3, #9
     cmp r3, 0x1
     beq number3
```

```
bne number4
number3:
     subs r1, r1, #1
     bne number3
     ldr r6, =GPIOA ODR
     ldr r5, [r6]
     1dr r4, = #0x0
     ands r5, r5, r4
     str r5, [r6]
     1dr r3, = 0x133
     orrs r5, r5, r3
     str r5, [r6]
     1dr r1, = 0xC3500
     ldr r6,=GPIOA IDR
     ldr r2, [r6]
     movs r4, \#0x1
     lsls r4, #0xA
     ands r2, r2, r4
     lsrs r2, #10
     cmp r2,0x1
     beq check
     ldr r3, [r6]
     movs r4, \#0x1
     lsls r4, #0x9
     ands r3, r3, r4
     lsrs r3, #9
     cmp r3, 0x1
     beg number2
     bne number3
alpcan:
     subs r1, r1, #1
     bne alpcan
     1dr r7 = 0x1
     1dr r1, = 0xC3500
     b number4
cemal:
     subs r1, r1, #1
     bne cemal
     1dr r7, = 0x2
     1dr r1, = 0xC3500
     b number6
tuncay:
     subs r1, r1, #1
     bne tuncay
     1dr r7, = 0x3
     1dr r1, = 0xC3500
     b number5
```

```
/* turn on led connected to C6 in ODR
ldr r6, =GPIOA_ODR
ldr r5, [r6]
movs r4, 0x40
orrs r5, r5, r4
str r5, [r6]*/

/* for(;;); */
b check
/* this should never get executed */
nop
```

Figure 14. Code for Problem 2

2.5. CONCLUSION

In this problem, decimal counter for three different number is implemented. 1 seven-segment display, 2 buttons are used. Also resistors are used to prevent our components from high current. Seven-segment displays holds the "4-5-6" numbers which are last digits of our school id. The first button counts from that numbers to zero. The second button changes the number. To solve bouncing problem, software and hardware solutions are combined. Software delay is implemented and a capacitor is wired to the circuit.