
## RF Circuit Design


2020/21/




Companson of Hortley us. Weaver arch. phase shifter has limited BW · Hartley: + sensitu to RC absolute accurag > limited IRR phase shifter introduces thermal noise and power loss · Weaver: problem of secondary image 


TRANSMITTER Architectures Tx has to limit emissions in non-constant envelope modulations linearity to - BPF tilter loss co selectivity - Low loss L = PANT power loss degrades


Chiciency of TX I low nuclinty e.g. L = 2 dB PANT = 1 W Poliss = 370 mW (dissipated in the filtu)





are subject to INJECTION LOCKING COUPLING CO FR LO oscillator "locks" to the injected signal At oscillator (locked) follows the input phase/frequency modulation 40 70





Examination: max. Score 28+ - Written test - Oral test\* Score

widterm test

final test (June 14th) Score 0 ÷ 2 1 single question out of max. Scote 30+ · full test (June 14th, July 22nd, ....) \* 1 provide 40 questiens to be published


Theses

· Sensors and microsystems Les electronics in (3.3V) 0.35 pm CHOS or 0.18 pm cx0s · In analog/RF circuit design

28 nm cros (IV) or 22 nm cros or Fin FET 16 nm CHOS Communication System -> pushes operating

frequincy to have higher bit rates

mm waves 2 2 1:10 man (wide BW available) ] enable e enable high bit rate ranging uireless (1 ÷ 10 66/s) applications Target O Target with fine resolution (cm) FIX OF A TOW Range MMMM Chirp signal 1 + Delay Delay - Range



Digitally assisted analog design • Frequincy synthesiters in CHOS

10 ÷ 100 6H2 28 nm → 22 nm Topics: . RF TX for beam steering in cros · A/D convertens for 5G commun. ADC -> BW = 500 ÷ 800 HHZ ADC [SIN] => GS/s ADCs ENOB 210 bit LA ADC -> -> 17me - interleaving

- myse4 People: RF - prof. Samon ADC - prof. Lacaita RF - prof. Bonfanti AAC - 10 PhD students

