

AXI4Stream_OverflowCounter

This is a Vivado 2017.3 Project, used to counting the number of Overflow which occur in the timestamps coming from the TDC.


The input of the Overflow Counter is a AXI4-Stream interface consisting of a Valid and a Data channel, `s00_timestamp_valid` and `s00_timestamp_tdata`.

The output depends on the value of the most significant bits (*FID*) of the input.

The timestamps in output of the Overflow Counter is an AXI4 Stream interface.

If *BIT_FID* = 0 the Belt Bus is removed and the output is a standard AXI4 Stream. In this case the module is transparent and the input is transferred unchanged to the output (*beltbus_valid* <= *timestamp_valid* <= *em*>, *beltbus_tdata* <= *timestamp_tdata* <= *em*>). Moreover the Counter of Overflow (*CoarseOverflow_cnt*) is not enabled.

If *BIT_FID* != 0 and *timestamp_valid* = '1', the output corresponds exactly to the input (*beltbus_tdata* <= *timestamp_tdata* <= *em*>) if you have a measure (*fid* = '1'), otherwise if you have an Overflow (*fid* = 0) the *CoarseOverflow_cnt* is increased by one and the output contains the *fid* & *CoarseOverflow_cnt*.



IP-Core

Overflow Counter for AXI4-Stream interface IP-Core.



Generic


- BIT_FID**: Bit Dimension of the Fid part of the Timestamp, *NATURAL* type. If *BIT_FID* = 0 the belt bus is removed and it is a standard axi4 stream.
- BIT_COARSE**: Bit Dimension of the Coarse part of the Timestamp, *NATURAL* type *RANGE* 0 TO 32.
- BIT_RESOLUTION**: Bit Dimension of the Fine part of the Timestamp, *POSITIVE* type *RANGE* 1 TO 32.

Component Name: AXI4Stream_OverflowCounter_0

Bit Coarse	8	[1 - 32]
Bit FID	2	[0 - 4]
Bit Resolution	16	[1 - 32]

Port

- reset**: Asynchronous system reset active high (if '1' goto reset state).
- clk**: System clock.
- s00_timestamp**: AXI4 Stream Slave (Input) interface, uncalibrated data coming from the previous module().
 - s00_timestamp_valid**: Valid of the input data, *STD_LOGIC* type.
 - s00_timestamp_tdata**: Input data (timestamp) padded to upper byte dimension, *STD_LOGIC_VECTOR*((*BIT_FID* + *BIT_COARSE* + *BIT_RESOLUTION* - 1) * 8 - 1) DOWNTO 0) type, used only *STD_LOGIC_VECTOR*(*BIT_FID* + *BIT_COARSE* + *BIT_RESOLUTION* - 1) downto 0) type.
- m00_beltbus**: AXI4 Stream master (Output) interface, containing the value of the input data (*s00_timestamp_tdata*) or the number of Overflow depending on the value of the FID.
 - m00_beltbus_valid**: Valid of the output data, *STD_LOGIC* type.
 - m00_beltbus_tdata**: Output data with the proper FID padded to upper byte dimension *STD_LOGIC_VECTOR*((*BIT_FID* + *BIT_COARSE* + *BIT_RESOLUTION* - 1) * 8 - 1) DOWNTO 0) type, used only *STD_LOGIC_VECTOR*(*BIT_FID* + *BIT_COARSE* + *BIT_RESOLUTION* - 1) downto 0) type.



Sources

We can find in *hdl*/ the following module directory:

- AXI4Stream_OverflowCounter**: Wrapper used for rename the input and output interfaces with AXI4-Stream for IP-Core, input as slave and output as a master.
- AXI4Stream_OverflowCounterWrapper**: Wrapper used for rename the input and output interfaces with pseudo AXI4-Stream for HDL, input as slave and output as a master.
- OverflowCounter**: Count the number of Overflow in the input data(*s00_timestamp_tdata*).

Simulation

We can find in *src*/ the following module directory:

- tb_AXI4Stream_OverflowCounter**: HDL simulation of *AXI4Stream_OverflowCounter*.
- tb_AXI4Stream_OverflowCounter_behav**: Waveform of *tb_AXI4Stream_OverflowCounter*.

