

14-Pin Flash, 8-Bit Microcontrollers

High-Performance RISC CPU:

- · C Compiler Optimized Architecture
- Only 49 Instructions
- · 2 Kwords Linear Program Memory Addressing
- · 128 bytes Linear Data Memory Addressing
- · Operating Speed:
 - DC 20 MHz clock input
 - DC 200 ns instruction cycle
- Interrupt Capability with Automatic Context Saving
- 16-Level Deep Hardware Stack with Optional Overflow/Underflow Reset
- · Direct, Indirect and Relative Addressing modes:
 - Two full 16-bit File Select Registers (FSRs)
 - FSRs can read program and data memory

Flexible Oscillator Structure:

- · 16 MHz Internal Oscillator Block:
 - Factory calibrated to ±1%, typical
 - Software selectable frequency range from 16 MHz to 31 kHz
- · 31 kHz Low-Power Internal Oscillator
- Three External Clock modes up to 20 MHz

Special Microcontroller Features:

- · Operating Voltage Range:
 - 1.8V to 3.6V (PIC16LF1503)
 - 2.3V to 5.5V (PIC16F1503)
- · Self-Programmable under Software Control
- · Power-On Reset (POR)
- Power-up Timer (PWRT)
- Programmable Low-Power Brown-Out Reset (LPBOR)
- Extended Watchdog Timer (WDT):
 - Programmable period from 1 ms to 256s
- · Programmable Code Protection
- In-Circuit Serial Programming™ (ICSP™) via Two Pins
- Enhanced Low-Voltage Programming (LVP)
- · In-Circuit Debug (ICD) via Two Pins
- · Power-Saving Sleep mode:
 - Low-Power Sleep mode
 - Low-Power BOR (LPBOR)
- · Integrated Temperature Indicator
- · 128 Bytes High-Endurance Flash
 - 100,000 write Flash endurance (minimum)

Low-Power Features (PIC16LF1503):

- · Standby Current:
 - 20 nA @ 1.8V, typical
- · Watchdog Timer Current:
 - 260 nA @ 1.8V, typical
- Operating Current:
 - 30 μA/MHz @ 1.8V, typical

Peripheral Features:

- Analog-to-Digital Converter (ADC):
 - 10-bit resolution
 - Eight external channels
 - Three internal channels:
 - Fixed Voltage Reference
 - Digital-to-Analog Converter (DAC)
 - Temperature Indicator channel
 - Auto acquisition capability
- Conversion available during Sleep
- 5-Bit Digital-to-Analog Converter (DAC):
 - Output available externally
 - Positive reference selection
 - Internal connections to comparators and ADC
- · Two Comparators:
 - Rail-to-rail inputs
 - Power mode control
 - Software controllable hysteresis
- · Voltage Reference:
 - 1.024V Fixed Voltage Reference (FVR) with 1x, 2x and 4x Gain output levels
- 12 I/O Pins (1 Input-only Pin):
 - High current sink/source 25 mA/25 mA
 - Individually programmable weak pull-ups
 - Individually programmable
 Interrupt-On-Change (IOC) pins
- Timer0: 8-Bit Timer/Counter with 8-Bit Programmable Prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Gate Input mode
- Timer2: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler
- Four 10-bit PWM modules

Peripheral Features (Continued):

- Master Synchronous Serial Port (MSSP) with SPI and I²C™ with:
 - 7-bit address masking
- SMBus/PMBus™ compatibility
- Two Configurable Logic Cell (CLC) modules:
 - 16 selectable input source signals
 - Four inputs per module
 - Software control of combinational/sequential logic/state/clock functions
 - AND/OR/XOR/D Flop/D Latch/SR/JK
 - Inputs from external and internal sources
 - Output available to pins and peripherals
 - Operation while in Sleep
- Numerically Controlled Oscillator (NCO):

- 20-bit accumulator
- 16-bit increment
- True linear frequency control
- High-speed clock input
- Selectable Output modes
 - Fixed Duty Cycle (FDC) mode
 - Pulse Frequency (PF) mode
- · Complementary Waveform Generator (CWG):
 - Eight selectable signal sources
 - Selectable falling and rising edge dead-band control
 - Polarity control
 - Four auto-shutdown sources
 - Multiple input sources: PWM, CLC, NCO

PIC12(L)F1501/PIC16(L)F150X FAMILY TYPES

Device	Data Sheet Index	Program Memory Flash (words)	Data SRAM (bytes)	I/O's ⁽²⁾	10-bit ADC (ch)	Comparators	DAC	Timers (8/16-bit)	PWM	EUSART	MSSP (I ² C TM /SPI)	SWO	CLC	NCO	Debug ⁽¹⁾	XLP
PIC12(L)F1501	(1)	1024	64	6	4	1	1	2/1	4		_	1	2	1	Η	_
PIC16(L)F1503	(2)	2048	128	12	8	2	1	2/1	4	_	1	1	2	1	Н	_
PIC16(L)F1507	(3)	2048	128	18	12	_	_	2/1	4	_	_	1	2	1	Н	_
PIC16(L)F1508	(4)	4096	256	18	12	2	1	2/1	4	1	1	1	4	1	I/H	Υ
PIC16(L)F1509	(4)	8192	512	18	12	2	1	2/1	4	1	1	1	4	1	I/H	Υ

Note 1: Debugging Methods: (I) - Integrated on Chip; (H) - using Debug Header; (E) - using Emulation Header.

2: One pin is input-only.

Data Sheet Index: (Unshaded devices are described in this document.)


1: DS00041615 PIC12(L)F1501 Data Sheet, 8-Pin Flash, 8-bit Microcontrollers.

DS00041607 PIC16(L)F1503 Data Sheet, 14-Pin Flash, 8-bit Microcontrollers.
 DS00041586 PIC16(L)F1507 Data Sheet, 20-Pin Flash, 8-bit Microcontrollers.
 DS00041609 PIC16(L)F1508/9 Data Sheet, 20-Pin Flash, 8-bit Microcontrollers.


Note: For other small form-factor package availability and marking information, please visit http://www.microchip.com/packaging or contact your local sales office.

PIN DIAGRAMS

Pin Diagram - 14-Pin PDIP, SOIC, TSSOP



Pin Diagram - 16-PIN QFN, UQFN



Note 1: See Table 1 for location of all peripheral functions.

2: It is recommended that the exposed bottom pad be connected to Vss.

PIN ALLOCATION TABLE

TABLE 1: 14-PIN ALLOCATION TABLE (PIC16(L)F1503)

0/1	14-Pin PDIP/SOIC/TSSOP	16-Pin QFN, UQFN	ADC	Reference	Comparator	Timer	CWG	NCO	CLC	PWM	MSSP	Interrupt	Pull-Up	Basic
RA0	13	12	AN0	DACOUT1	C1IN+	_	_	_	_	_	_	IOC	Υ	ICSPDAT
RA1	12	11	AN1	VREF+	C1IN0- C2IN0-	_	_	_	_	_	_	IOC	Υ	ICSPCLK
RA2	11	10	AN2	DACOUT2	C1OUT	T0CKI	CWG1FLT	_	CLC1	PWM3	_	INT IOC	Υ	_
RA3	4	3	_	_	_	T1G ⁽¹⁾	_	_	CLC1IN0	_	SS ⁽¹⁾	IOC	Y	MCLR VPP
RA4	3	2	AN3	_	_	T1G	_	NCO1 ⁽¹⁾	_	_	SDO ⁽¹⁾	IOC	Υ	CLKOUT
RA5	2	1	_	_	_	T1CKI	_	NCO1CLK	CLC1IN1	_	_	IOC	Υ	CLKIN
RC0	10	9	AN4	_	C2IN+	_	_	— CLC2		_	SCL SCK		1	-
RC1	9	8	AN5	_	C1IN1- C2IN1-	_	_	NCO1	_	PWM4	SDA SDI		1	-
RC2	8	7	AN6	-	C1IN2- C2IN2-	_	_	_	_	_	SDO		1	1
RC3	7	6	AN7	_	C1IN3- C2IN3-	_	_	_	CLC2IN0	PWM2	SS	_	_	_
RC4	6	5	ı	_	C2OUT	_	CWG1B	ı	CLC2IN1	_	_	_	_	_
RC5	5	4	ı	_		_	CWG1A		CLC1 ⁽¹⁾	PWM1	_			_
VDD	1	16	_	_	_	_	_	_	_	_	_	_	_	VDD
Vss	14	13	_	_	_	_	_	_	_	_	_	_	_	Vss

Note 1: Alternate pin function selected with the APFCON (Register 11-1) register.

TABLE OF CONTENTS

Device Overview	7
Enhanced Mid-Range CPU	11
Memory Organization	13
Device Configuration	
Oscillator Module	42
Resets	51
Interrupts	59
Power-Down Mode (Sleep)	72
Watchdog Timer (WDT)	75
Flash Program Memory Control	79
I/O Ports	95
Interrupt-On-Change	104
Fixed Voltage Reference (FVR)	
Temperature Indicator Module	
Analog-to-Digital Converter (ADC) Module	113
5-Bit Digital-to-Analog Converter (DAC) Module	127
Comparator Module	130
Timer0 Module	137
Timer1 Module with Gate Control	140
Timer2 Module	151
Master Synchronous Serial Port (MSSP) Module	154
Pulse Width Modulation (PWM) Module	209
Configurable Logic Cell (CLC)	215
Numerically Controlled Oscillator (NCO) Module	231
Complementary Waveform Generator (CWG) Module	238
In-Circuit Serial Programming™ (ICSP™)	251
Instruction Set Summary	253
Electrical Specifications	267
DC and AC Characteristics Graphs and Charts	297
Development Support	
Packaging Information	336
Appendix A: Data Sheet Revision History	351
The Microchip Web Site	352
Customer Change Notification Service 3	352
Customer Support	352
Product Identification System	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

The PIC16(L)F1503 are described within this data sheet. The block diagram of these devices are shown in Figure 1-1, the available peripherals are shown in Table 1-1, and the pinout descriptions are shown in Table 1-2.

TABLE 1-1: DEVICE PERIPHERAL SUMMARY

Peripheral	PIC12(L)F1501	PIC16(L)F1503	PIC16(L)F1507	PIC16(L)F1508	PIC16(L)F1509	
Analog-to-Digital Converter (A	ADC)	•	•	•	•	•
Complementary Wave General	•	•	•	•	•	
Digital-to-Analog Converter (I	DAC)	•	•		•	•
Enhanced Universal Synchronous/Asynchronous Transmitter (EUSART)				•	•	
Fixed Voltage Reference (FV	•	•	•	•	•	
Numerically Controlled Oscill	•	•	•	•	•	
Temperature Indicator	•	•	•	•	•	
Comparators						
	C1	•	•		•	•
	C2		•		•	•
Configurable Logic Cell (CLC					1	
	CLC1	•	•	•	•	•
	CLC2	•	•	•	•	•
	CLC3				•	•
	CLC4				•	•
Master Synchronous Serial P						
	MSSP1		•		•	•
PWM Modules	T					
	PWM1	•	•	•	•	•
	PWM2	•	•	•	•	•
	PWM3 PWM4	•	•	•	•	•
	•	•	•	•	•	
Timers	T		ī			
	Timer0	•	•	•	•	•
	Timer1	•	•	•	•	•
	Timer2	•	•	•	•	•

FIGURE 1-1: PIC16(L)F1503 BLOCK DIAGRAM




TABLE 1-2: PIC16(L)F1503 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/AN0/C1IN+/DACOUT1/	RA0	TTL	CMOS	General purpose I/O.
ICSPDAT	AN0	AN	_	A/D Channel input.
	C1IN+	AN	_	Comparator C1 positive input.
	DACOUT1	_	AN	Digital-to-Analog Converter output.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
RA1/AN1/VREF+/C1IN0-/C2IN0-/	RA1	TTL	CMOS	General purpose I/O.
ICSPCLK	AN1	AN	_	A/D Channel input.
	VREF+	AN	_	A/D Positive Voltage Reference input.
	C1IN0-	AN	_	Comparator C1 negative input.
	C2IN0-	AN	_	Comparator C2 negative input.
	ICSPCLK	ST	_	Serial Programming Clock.
RA2/AN2/C1OUT/DACOUT2/	RA2	ST	CMOS	General purpose I/O.
T0CKI/INT/PWM3/CLC1 ⁽¹⁾ /	AN2	AN	_	A/D Channel input.
CWG1FLT	C1OUT	_	CMOS	Comparator C1 output.
	DACOUT2	_	AN	Digital-to-Analog Converter output.
	T0CKI	ST	_	Timer0 clock input.
	INT	ST	_	External interrupt.
	PWM3	_	CMOS	Pulse Width Module source output.
	CLC1	_	CMOS	Configurable Logic Cell source output.
	CWG1FLT	ST	_	Complementary Waveform Generator Fault input.
RA3/CLC1IN0/VPP/T1G ⁽¹⁾ /SS ⁽¹⁾ /	RA3	TTL	_	General purpose input.
MCLR	CLC1IN0	ST	_	Configurable Logic Cell source input.
	VPP	HV	_	Programming voltage.
	T1G	ST	_	Timer1 Gate input.
	SS	ST	_	Slave Select input.
	MCLR	ST	_	Master Clear with internal pull-up.
RA4/AN3/NCO1 ⁽¹⁾ /SDO ⁽¹⁾ /	RA4	TTL	CMOS	General purpose I/O.
CLKOUT/T1G ⁽¹⁾	AN3	AN	_	A/D Channel input.
	NCO1	_	CMOS	Numerically Controlled Oscillator output.
	SDO	_	CMOS	SPI data output.
	CLKOUT	_	CMOS	Fosc/4 output.
	T1G	ST	_	Timer1 Gate input.
RA5/CLKIN/T1CKI/NCO1CLK/	RA5	TTL	CMOS	General purpose I/O.
CLC1IN1	CLKIN	CMOS	_	External clock input (EC mode).
	T1CKI	ST	_	Timer1 clock input.
	NCO1CLK	ST	_	Numerically Controlled Oscillator Clock source input.
	CLC1IN1	ST	_	CLC1 input.
RC0/AN4/C2IN+/CLC2/SCL/	RC0	TTL	CMOS	General purpose I/O.
SCK	AN4	AN	_	A/D Channel input.
	C2IN+	AN	_	Comparator C2 positive input.
			CMOS	Configurable Logic Cell source output.
	CLC2		000	Comigarable Logic Con course carpat.
	SCL SCL	I ² C	OD	I ² C™ clock.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I²C™ = Schmitt Trigger input with I²C

HV = High Voltage XTAL = Crystal levels

Note 1: Alternate pin function selected with the APFCON (Register 11-1) register.

TABLE 1-2: PIC16(L)F1503 PINOUT DESCRIPTION (CONTINUED)

Name	Function Input Type Type			Description
RC1/AN5/C1IN1-/C2IN1-/PWM4/	RC1	TTL	CMOS	General purpose I/O.
NCO1 ⁽¹⁾ /SDA/SDI	AN5	AN	_	A/D Channel input.
	C1IN1-	AN		Comparator C1 negative input.
	C2IN1-	AN	_	Comparator C2 negative input.
	PWM4	_	CMOS	Pulse Width Module source output.
	NCO1	_	CMOS	Numerically Controlled Oscillator is source output.
	SDA	I ² C	OD	I ² C data input/output.
	SDI	CMOS	_	SPI data input.
RC2/AN6/C1IN2-/C2IN2-/SDO ⁽¹⁾	RC2	TTL	CMOS	General purpose I/O.
	AN6	AN		A/D Channel input.
	C1IN2-	AN	_	Comparator C1 negative input.
	C2IN2-	AN		Comparator C2 negative input.
	SDO	_	CMOS	SPI data output.
RC3/AN7/C1IN3-/C2IN3-/PWM2/	RC3	TTL	CMOS	General purpose I/O.
CLC2IN0	AN7	AN	_	A/D Channel input.
	C1IN3-	AN	_	Comparator C1 negative input.
	C2IN3-	AN	_	Comparator C2 negative input.
	PWM2	_	CMOS	Pulse Width Module source output.
	CLC2IN0	ST	_	Configurable Logic Cell source input.
RC4/C2OUT/CLC2IN1/CWG1B	RC4	TTL	CMOS	General purpose I/O.
	C2OUT	_	CMOS	Comparator C2 output.
	CLC2IN1	ST	_	Configurable Logic Cell source input.
	CWG1B	_	CMOS	CWG complementary output.
RC5/PWM1/CLC1 ⁽¹⁾ /	RC5	TTL	CMOS	General purpose I/O.
CWG1A	PWM1	_	CMOS	PWM output.
	CLC1 — C		CMOS	Configurable Logic Cell source output.
	CWG1A	_	CMOS	CWG primary output.
VDD	VDD	Power	_	Positive supply.
Vss	Vss	Power	_	Ground reference.

Legend: AN = Analog input or output CMOS= CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C HV = High Voltage XTAL = Crystal levels


Note 1: Alternate pin function selected with the APFCON (Register 11-1) register.

2.0 ENHANCED MID-RANGE CPU

This family of devices contain an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, Indirect, and Relative addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

- · Automatic Interrupt Context Saving
- · 16-level Stack with Overflow and Underflow
- · File Select Registers
- · Instruction Set

FIGURE 2-1: CORE BLOCK DIAGRAM



2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See Section 7.5 "Automatic Context Saving", for more information.

2.2 16-Level Stack with Overflow and Underflow

These devices have a hardware stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled, will cause a software Reset. See section **Section 3.4** "Stack" for more details.

2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one Data Pointer for all memory. When an FSR points to program memory, there is one additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See Section 3.5 "Indirect Addressing" for more details.

2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See Section 27.0 "Instruction Set Summary" for more details.

3.0 MEMORY ORGANIZATION

These devices contain the following types of memory:

- · Program Memory
 - Configuration Words
 - Device ID
 - User ID
 - Flash Program Memory
- · Data Memory
 - Core Registers
 - Special Function Registers
 - General Purpose RAM
 - Common RAM

The following features are associated with access and control of program memory and data memory:

- · PCL and PCLATH
- Stack
- · Indirect Addressing

3.1 Program Memory Organization


The enhanced mid-range core has a 15-bit program counter capable of addressing a 32K x 14 program memory space. Table 3-1 shows the memory sizes implemented. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (See Figure 3-1).

TABLE 3-1: DEVICE SIZES AND ADDRESSES

Device	Program Memory	Last Program Memory	High-Endurance Flash			
	Space (Words)	Address	Memory Address Range ⁽¹⁾			
PIC16LF1503 PIC16F1503	2,048	07FFh	0780h-07FFh			

Note 1: High-endurance Flash applies to low byte of each address in the range.

FIGURE 3-1: PROGRAM MEMORY MAP AND STACK FOR PIC16(L)F1503



3.1.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

3.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

EXAMPLE 3-1: RETLW INSTRUCTION

```
constants
   BRW
                      ; Add Index in W to
                      ;program counter to
                      ;select data
                      ;Index0 data
   RETLW DATA0
   RETLW DATA1
                      ;Index1 data
   RETLW DATA2
   RETLW DATA3
my_function
   ;... LOTS OF CODE...
   MOVLW DATA INDEX
   call constants
   ; ... THE CONSTANT IS IN W
```

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used.

3.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower eight bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The HIGH operator will set bit<7> if a label points to a location in program memory.

EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

```
constants
RETLW DATA0 ; Index0 data
RETLW DATA1 ; Index1 data
RETLW DATA2
RETLW DATA3
my_function
;... LOTS OF CODE...
MOVLW LOW constants
MOVWF FSR1L
MOVLW HIGH constants
MOVWF FSR1H
MOVIW 0 [FSR1]
;THE PROGRAM MEMORY IS IN W
```

3.2 Data Memory Organization

The data memory is partitioned in 32 memory banks with 128 bytes in a bank. Each bank consists of (Figure 3-2):

- · 12 core registers
- 20 Special Function Registers (SFR)
- Up to 80 bytes of General Purpose RAM (GPR)
- 16 bytes of common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See Section3.5 "Indirect Addressing" for more information.

Data memory uses a 12-bit address. The upper five bits of the address define the Bank address and the lower seven bits select the registers/RAM in that bank.

3.2.1 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation. The core registers occupy the first 12 addresses of every data memory bank (addresses x00h/x08h through x0Bh/x8Bh). These registers are listed below in Table 3-2. For detailed information, see Table 3-4.

TABLE 3-2: CORE REGISTERS

Addresses	BANKx
x00h or x80h	INDF0
x01h or x81h	INDF1
x02h or x82h	PCL
x03h or x83h	STATUS
x04h or x84h	FSR0L
x05h or x85h	FSR0H
x06h or x86h	FSR1L
x07h or x87h	FSR1H
x08h or x88h	BSR
x09h or x89h	WREG
x0Ah or x8Ah	PCLATH
x0Bh or x8Bh	INTCON

3.2.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- · the arithmetic status of the ALU
- · the Reset status

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u u1uu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section27.0 "Instruction Set Summary").

Note 1: The <u>C and DC</u> bits operate as Borrow and <u>Digit Borrow</u> out bits, respectively, in subtraction.

REGISTER 3-1: STATUS: STATUS REGISTER

U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u
_	TO		PD	Z	DC ⁽¹⁾	C ⁽¹⁾	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-5	Unimplemented: Read as '0'
DIL 7-5	Ullilible Heliteu. Neau as U

bit 4 **TO:** Time-Out bit

1 = After power-up, CLRWDT instruction or SLEEP instruction

0 = A WDT time-out occurred

bit 3 PD: Power-Down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 **Z:** Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit Carry/Digit Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(1)

1 = A carry-out from the 4th low-order bit of the result occurred

0 = No carry-out from the 4th low-order bit of the result

bit 0 C: Carry/Borrow bit⁽¹⁾ (ADDWF, ADDLW, SUBLW, SUBWF instructions)⁽¹⁾

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note 1: For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.

3.2.2 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh). The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

3.2.3 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh).


3.2.3.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See Section3.5.2 "Linear Data Memory" for more information.

3.2.4 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

FIGURE 3-2: BANKED MEMORY PARTITIONING



3.2.5 DEVICE MEMORY MAPS

The memory maps for Bank 0 through Bank 31 are shown in the tables in this section.

TABLE 3-3: PIC16(L)F1503 MEMORY MAP

	BANK 0	(BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
000h		080h		100h		180h		200h		280h		300h		380h	
	Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers
	(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)
00Bh		08Bh		10Bh		18Bh		20Bh		28Bh		30Bh		38Bh	
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	WPUA	28Ch	_	30Ch	_	38Ch	_
00Dh	_	08Dh	_	10Dh	_	18Dh	_	20Dh		28Dh	_	30Dh	_	38Dh	_
00Eh	PORTC	08Eh	TRISC	10Eh	LATC	18Eh	ANSELC	20Eh	_	28Eh		30Eh		38Eh	_
00Fh		08Fh		10Fh		18Fh		20Fh		28Fh		30Fh		38Fh	_
010h		090h		110h		190h		210h	-	290h	_	310h		390h	
011h	PIR1	091h	PIE1	111h	CM1CON0	191h	PMADRL	211h	SSP1BUF	291h	_	311h	_	391h	IOCAP
012h	PIR2	092h	PIE2	112h	CM1CON1	192h	PMADRH	212h	SSP1ADD	292h	_	312h	_	392h	IOCAN
013h	PIR3	093h	PIE3	113h	CM2CON0	193h	PMDATL	213h	SSP1MSK	293h	_	313h	_	393h	IOCAF
014h	_	094h	_	114h	CM2CON1	194h	PMDATH	214h	SSP1STAT	294h	_	314h	_	394h	_
015h	TMR0	095h	OPTION_REG	115h	CMOUT	195h	PMCON1	215h	SSP1CON1	295h	_	315h	_	395h	_
016h	TMR1L	096h	PCON	116h	BORCON	196h	PMCON2	216h	SSP1CON2	296h	_	316h	_	396h	_
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h	VREGCON	217h	SSP1CON3	297h	_	317h	1	397h	_
018h	T1CON	098h	_	118h	DACCON0	198h	_	218h	_	298h	_	318h	1	398h	_
019h	T1GCON	099h	OSCCON	119h	DACCON1	199h	_	219h	_	299h	_	319h	1	399h	_
01Ah	TMR2	09Ah	OSCSTAT	11Ah	1	19Ah		21Ah	_	29Ah	_	31Ah	1	39Ah	_
01Bh	PR2	09Bh	ADRESL	11Bh	_	19Bh	-	21Bh	_	29Bh	_	31Bh	-	39Bh	_
01Ch	T2CON	09Ch	ADRESH	11Ch	_	19Ch	_	21Ch	_	29Ch	_	31Ch		39Ch	_
01Dh		09Dh	ADCON0	11Dh	APFCON	19Dh	_	21Dh	_	29Dh	_	31Dh	_	39Dh	_
01Eh	_	09Eh	ADCON1	11Eh	_	19Eh	_	21Eh	_	29Eh	_	31Eh	_	39Eh	_
01Fh	_	09Fh	ADCON2	11Fh	_	19Fh	_	21Fh	_	29Fh	_	31Fh		39Fh	_
020h		0A0h	General	120h		1A0h		220h		2A0h		320h		3A0h	
			Purpose Register												
	General	0BFh	32 Bytes												
	Purpose	0C0h	02 2 7 100		Unimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemented
	Register 80 Bytes		Unimplemented		Read as '0'		Read as '0'		Read as '0'						
	oo bytes		Read as '0'												
		0551	rioda do o									36Fh		3EFh	
06Fh 070h		0EFh 0F0h		16Fh 170h		1EFh 1F0h		26Fh 270h		2EFh 2F0h		370h		3F0h	
07011		OFUII	Common RAM	17011	Common RAM	IFUII	Common RAM	21011	Common RAM	25011	Common RAM	37011	Common RAM	35011	Common RAM
	Common RAM		(Accesses		(Accesses		(Accesses		(Accesses		(Accesses		(Accesses		(Accesses
07Fh		0FFh	70h – 7Fh)	17Fh	70h – 7Fh)	1FFh	70h – 7Fh)	27Fh	70h – 7Fh)	2FFh	70h – 7Fh)	37Fh	70h – 7Fh)	3FFh	70h – 7Fh)
0/1111		01111		''' '' [2/111		21111		3/111		51 1 11	

Legend: = Unimplemented data memory locations, read as '0'

DS40001607C-page 20

	BANK 8		BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
100h		480h		500h		580h		600h		680h		700h		780h	
	Core Registers														
	(Table 3-2)														
0Bh		48Bh		50Bh		58Bh		60Bh		68Bh		70Bh		78Bh	
0Ch	_	48Ch	_	50Ch	_	58Ch	_	60Ch	_	68Ch	_	70Ch	_	78Ch	_
0Dh	-	48Dh	-	50Dh	_	58Dh	_	60Dh	_	68Dh	_	70Dh	_	78Dh	_
l0Eh	_	48Eh	_	50Eh	_	58Eh	_	60Eh	_	68Eh	_	70Eh	_	78Eh	_
I0Fh	1	48Fh	1	50Fh	_	58Fh	_	60Fh		68Fh	_	70Fh		78Fh	_
110h	_	490h	_	510h	_	590h	_	610h	_	690h	_	710h	_	790h	_
111h	_	491h	_	511h	_	591h	_	611h	PWM1DCL	691h	CWG1DBR	711h	_	791h	_
12h	_	492h	_	512h	_	592h	_	612h	PWM1DCH	692h	CWG1DBF	712h	_	792h	_
13h	_	493h	_	513h	_	593h	_	613h	PWM1CON	693h	CWG1CON0	713h	_	793h	_
114h	_	494h	_	514h	_	594h	_	614h	PWM2DCL	694h	CWG1CON1	714h	_	794h	_
15h	_	495h	_	515h	_	595h	_	615h	PWM2DCH	695h	CWG1CON2	715h	_	795h	_
116h	_	496h	_	516h	_	596h	_	616h	PWM2CON	696h	_	716h	_	796h	_
17h	_	497h	_	517h	_	597h	_	617h	PWM3DCL	697h	_	717h	_	797h	_
118h	_	498h	NCO1ACCL	518h	_	598h	_	618h	PWM3DCH	698h	_	718h	_	798h	_
19h	_	499h	NCO1ACCH	519h	_	599h	_	619h	PWM3CON	699h	_	719h	_	799h	_
1Ah	_	49Ah	NCO1ACCU	51Ah	_	59Ah	_	61Ah	PWM4DCL	69Ah	_	71Ah	_	79Ah	_
1Bh		49Bh	NCO1INCL	51Bh	_	59Bh	_	61Bh	PWM4DCH	69Bh	_	71Bh		79Bh	_
1Ch		49Ch	NCO1INCH	51Ch	_	59Ch	_	61Ch	PWM4CON	69Ch	_	71Ch	_	79Ch	_
1Dh		49Dh	_	51Dh	_	59Dh	_	61Dh		69Dh	_	71Dh	_	79Dh	_
1Eh	_	49Eh	NCO1CON	51Eh	_	59Eh	_	61Eh	_	69Eh	_	71Eh	_	79Eh	_
11Fh		49Fh	NCO1CLK	51Fh		59Fh		61Fh		69Fh		71Fh		79Fh	
120h		4A0h	NOOTOLIK	520h	_	5A0h	_	620h		6A0h	_	720h		7A0h	
	Unimplemented		Unimplemente												
	Read as '0'														
6Fh		4EFh		56Fh		5EFh		66Fh		6EFh		76Fh		7EFh	
70h		4F0h		570h		5F0h		670h		6F0h		770h		7F0h	
	Common RAM	-	Common RAM		Common RAM										
	(Accesses														
	70h – 7Fh)	0==1	70h – 7Fh)		70h – 7Fh)		70h – 7Fh)		70h – 7Fh)						
l7Fh		4FFh		57Fh		5FFh		67Fh		6FFh		77Fh		7FFh	
	BANK 16		BANK 17		BANK 18		BANK 19		BANK 20		BANK 21		BANK 22		BANK 23
800h		880h		900h		980h		A00h		A80h		B00h		B80h	
	Core Registers		Core Register												
	(Table 3-2)														
80Bh		88Bh		90Bh		98Bh		A0Bh		A8Bh		B0Bh		B8Bh	
80Ch		88Ch		90Ch		98Ch		A0Ch		A8Ch		B0Ch		B8Ch	
	Unimplemented		Unimplemente												
	Read as '0'														
		055		005		۰۲۲		405		۸۲۲		D0E'		חברי	
86Fh		8EFh		96Fh		9EFh		A6Fh		AEFh		B6Fh		BEFh	
370h	Common RAM	8F0h	Common RAM	970h	Common RAM	9F0h	Common RAM	A70h	Common RAM	AF0h	Common RAM	B70h	Common RAM	BF0h	Common RAM
	(Accesses														
	70h – 7Fh)														
ı															

TABLE 3-3: PIC16(L)F1503 MEMORY MAP (CONTINUED)

	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 30		BANK 31
C00h	Core Registers (Table 3-2)	C80h	Core Registers (Table 3-2)	D00h	Core Registers (Table 3-2)	D80h	Core Registers (Table 3-2)	E00h	Core Registers (Table 3-2)	E80h	Core Registers (Table 3-2)	F00h	Core Registers (Table 3-2)	F80h	Core Registers (Table 3-2)
C0Bh		C8Bh		D0Bh		D8Bh		E0Bh		E8Bh		F0Bh		F8Bh	
C0Ch	_	C8Ch	_	D0Ch	_	D8Ch		E0Ch		E8Ch	_	F0Ch		F8Ch	
C0Dh	_	C8Dh	_	D0Dh	_	D8Dh		E0Dh		E8Dh	_	F0Dh		F8Dh	
C0Eh	_	C8Eh		D0Eh		D8Eh		E0Eh	_	E8Eh	_	F0Eh		F8Eh	
C0Fh	_	C8Fh	_	D0Fh	_	D8Fh		E0Fh		E8Fh	_	F0Fh		F8Fh	
C10h	_	C90h		D10h		D90h		E10h	_	E90h	_	F10h		F90h	
C11h	_	C91h	_	D11h	_	D91h		E11h		E91h	_	F11h		F91h	
C12h	_	C92h	_	D12h	_	D92h		E12h	_	E92h	_	F12h		F92h	
C13h	_	C93h	_	D13h	_	D93h		E13h	_	E93h	_	F13h		F93h	
C14h	_	C94h	_	D14h	_	D94h	_	E14h	_	E94h	_	F14h		F94h	
C15h	_	C95h	_	D15h	_	D95h	_	E15h	_	E95h	_	F15h		F95h	
C16h	_	C96h	_	D16h	_	D96h		E16h	_	E96h	_	F16h		F96h	
C17h	_	C97h	_	D17h	_	D97h	_	E17h	1	E97h	-	F17h	See Table 3-3 for	F97h	See Table 3-3 for
C18h	_	C98h	_	D18h	_	D98h		E18h	_	E98h	_	F18h	register mapping	F98h	register mapping
C19h	_	C99h	_	D19h	_	D99h	_	E19h		E99h	_	F19h	details	F99h	details
C1Ah	_	C9Ah	_	D1Ah	_	D9Ah		E1Ah	_	E9Ah	_	F1Ah		F9Ah	
C1Bh	_	C9Bh	_	D1Bh	_	D9Bh	_	E1Bh		E9Bh		F1Bh		F9Bh	
C1Ch	_	C9Ch	_	D1Ch	_	D9Ch	_	E1Ch		E9Ch	_	F1Ch		F9Ch	
C1Dh	_	C9Dh	_	D1Dh	_	D9Dh	_	E1Dh	1	E9Dh		F1Dh		F9Dh	
C1Eh	_	C9Eh	_	D1Eh		D9Eh	_	E1Eh	1	E9Eh	I	F1Eh		F9Eh	
C1Fh	_	C9Fh	_	D1Fh		D9Fh	_	E1Fh	1	E9Fh	I	F1Fh		F9Fh	
C20h		CA0h		D20h		DA0h		E20h		EA0h		F20h		FA0h	
	Unimplemented Read as '0'														
C6Fh		CEFh		D6Fh		DEFh		E6Fh		EEFh		F6Fh		FEFh	
C70h	Common RAM (Accesses 70h – 7Fh)	CF0h	Common RAM (Accesses 70h – 7Fh)	D70h	Common RAM (Accesses 70h – 7Fh)	DF0h	Common RAM (Accesses 70h – 7Fh)	E70h	Common RAM (Accesses 70h – 7Fh)	EF0h	Common RAM (Accesses 70h – 7Fh)	F70h	Common RAM (Accesses 70h – 7Fh)	FF0h	Common RAM (Accesses 70h – 7Fh)
CFFh	·	CFFh		D7Fh		DFFh		E7Fh		EFFh	-	F7Fh		FFFh	

Legend: = Unimplemented data memory locations, read as '0'.

TABLE 3-3: PIC16(L)F1503 MEMORY MAP (CONTINUED)

F0Ch F0Dh F0Eh F0Fh CLCDATA F10h F10h CLC1CON F11h CLC1POL F12h F12h CLC1SEL0 F13h CLC1SEL1 F14h CLC1GLS0 F15h CLC1GLS1 F16h CLC1GLS2 F17h CLC1GLS3 F18h CLC2CON F18h CLC2POL F18h CLC2POL F18h CLC2SEL0 F19h CLC2SEL0 F19h CLC2SEL0 F19h CLC2SEL0 F19h CLC2GLS1 F19h CLC2GLS1 F19h CLC2GLS1 F19h CLC2SEL0 F10h CLC2GLS1 F10h CLC2GLS2 F10h F10h CLC2GLS3 F10h F10h F10h F10h F10h F10h F10h F10h		Bank 30		Bank 31	
ClcDATA	F0Ch	_	F8Ch		
Read as '0'	F0Dh	_			
FOFh	F0Eh	_			
## F11h	F0Fh			Neau as 0	
## F11h	F10h		EE3h		
F12h CLC1SEL0 FE5h WREG_SHAD F13h CLC1SEL1 FE6h BSR_SHAD F14h CLC1GLS0 FE7h PCLATH_SHAD F15h CLC1GLS2 FE8h FSR0L_SHAD F17h CLC1GLS3 FE9h FSR0H_SHAD F18h CLC2CON FEAh FSR1L_SHAD F19h CLC2POL FEBh FSR1H_SHAD F1Ah CLC2SEL0 FECh — F1Bh CLC2SEL1 FEDh STKPTR F1Ch CLC2GLS0 FEFh TOSL F1Dh CLC2GLS2 FEFh TOSH F1Fh CLC2GLS3 FEFh TOSH	F11h			STATUS SHAD	
F13h	F12h			_	
F14h	F13h				
F15h	F14h			_	
F16h	F15h			_	
F17h	F16h			_	
F18h	F17h			_	
### CLC2FOL #### FECH	F18h			_	
F1Ah	F19h			TOKITI_OTIAD	
F1Bh	F1Ah				
F1CH	F1Bh				
F1DH CLC2GLS2 F1Fh CLC2GLS3 F20h Unimplemented Read as '0'	F1Ch				
F1Fh CLC2GLS3 F20h Unimplemented Read as '0'			FEFN	TOSH	
F20h Unimplemented Read as '0'	F1Eh				
Unimplemented Read as '0'		CLC2GLS3			
F6Fh	F20h				
	F6Fh				

3.2.6 CORE FUNCTION REGISTERS SUMMARY

The Core Function registers listed in Table 3-4 can be addressed from any Bank.

TABLE 3-4: CORE FUNCTION REGISTERS SUMMARY

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank	0-31										
x00h or x80h	INDF0		this location ical register)	uses conte	nts of FSR0H	/FSR0L to a	ddress data ı	memory		xxxx xxxx	uuuu uuuu
x01h or x81h	INDF1		this location ical register)		nts of FSR1H	/FSR1L to a	ddress data ı	memory		xxxx xxxx	uuuu uuuu
x02h or x82h	PCL	Program C	ounter (PC) I	Least Signifi	cant Byte					0000 0000	0000 0000
x03h or x83h	STATUS	_	ı	ı	TO	PD	Z	DC	С	1 1000	q quuu
x04h or x84h	FSR0L	Indirect Da	ta Memory A	ddress 0 Lo	w Pointer					0000 0000	uuuu uuuu
x05h or x85h	FSR0H	Indirect Da	ta Memory A	ddress 0 Hiç	gh Pointer					0000 0000	0000 0000
x06h or x86h	FSR1L	Indirect Da	ta Memory A	ddress 1 Lo	w Pointer					0000 0000	uuuu uuuu
x07h or x87h	FSR1H	Indirect Da	ta Memory A	ddress 1 Hiç	gh Pointer					0000 0000	0000 0000
x08h or x88h	BSR	_		ı			BSR<4:0>			0 0000	0 0000
x09h or x89h	WREG	Working Re	egister							0000 0000	uuuu uuuu
x0Ahor x8Ah	PCLATH	_	Write Buffer	for the upp	er 7 bits of the	e Program Co	ounter			-000 0000	-000 0000
x0Bhor x8Bh	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

SPECIAL FUNCTION REGISTER SUMMARY TABLE 3-5:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 0											
00Ch	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	xx xxxx
00Dh	_	Unimplemen	ted							_	_
00Eh	PORTC	_	_	RC5	RC4	RC3	RC2	RC1	RC0	xx xxxx	xx xxxx
00Fh	_	Unimplemen	ted							_	_
010h	_	Unimplemen	ted							_	_
011h	PIR1	TMR1GIF	ADIF	_	_	SSP1IF	_	TMR2IF	TMR1IF	00 0-00	00 0-00
012h	PIR2	_	C2IF	C1IF	_	BCL1IF	NCO1IF	_	_	-00- 00	-00- 00
013h	PIR3	_	_	_	_	_	_	CLC2IF	CLC1IF	00	00
014h	_	Unimplemen	ted		•	•		•		_	_
015h	TMR0	Holding Reg	ister for the 8-	bit Timer0 Co	ount					xxxx xxxx	uuuu uuuu
016h	TMR1L	Holding Reg	ister for the Le	east Significa	int Byte of the	e 16-bit TMR	1 Count			xxxx xxxx	uuuu uuuu
017h	TMR1H	Holding Reg	ister for the M	ost Significar	nt Byte of the	16-bit TMR1	Count			xxxx xxxx	uuuu uuuu
018h	T1CON		S<1:0>		'S<1:0>	_	T1SYNC	_	TMR10N	0000 -0-0	uuuu -u-u
019h	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GS	SS<1:0>	0000 0x00	uuuu uxuu
01Ah	TMR2	Timer2 Modu	ıle Register				•			0000 0000	0000 0000
01Bh	PR2	Timer2 Perio	d Register							1111 1111	1111 1111
01Ch	T2CON	_		T2OUTF	PS<3:0>		TMR2ON	T2CK	PS<1:0>	-000 0000	-000 0000
01Dh to 01Fh	_	Unimplemen	ted							_	_
Bank 1											
08Ch	TRISA	_	_	TRISA5	TRISA4	(2)	TRISA2	TRISA1	TRISA0	11 1111	11 1111
08Dh	_	Unimplemen	ted							_	_
08Eh	TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111
08Fh	_	Unimplemen	ted							_	_
090h	_	Unimplemen	ted							_	_
091h	PIE1	TMR1GIE	ADIE	-	_	SSP1IE	_	TMR2IE	TMR1IE	0000 0-00	0000 0-00
092h	PIE2	_	C2IE	C1IE	_	BCL1IE	NCO1IE	_	_	000- 00	000- 00
093h	PIE3	_	_	_	_	_	_	CLC2IE	CLC1IE	00	00
094h	_	Unimplemen	ted							_	_
095h	OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		1111 1111	1111 1111
096h	PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR	00-1 11qq	qq-q qquu
097h	WDTCON	_	_		•	WDTPS<4:0	>		SWDTEN	01 0110	01 0110
098h	_	Unimplemen	ted							_	_
	OSCCON	_		IRCF	<3:0>		_	SCS	S<1:0>	-011 1-00	-011 1-00
09Ah	OSCSTAT	_	_	_	HFIOFR	_	_	LFIOFR	HFIOFS	000	qqq
	ADRESL	ADC Result	Register Low		•			ı	ı	xxxx xxxx	uuuu uuuu
	ADRESH		Register High							xxxx xxxx	uuuu uuuu
	ADCON0	_	<u> </u>		CHS<4:0>			GO/DONE	ADON	-000 0000	-000 0000
		ADFM		ADCS<2:0>		_	_		l	+	000000
			l .			_	_	_	_		0000
09Eh 09Fh	ADCON1 ADCON2			TRIGSE	TRIGSEL<3:0>	M ADCS<2:0> TRIGSEL<3:0>	M ADCS<2:0> — TRIGSEL<3:0> —	M ADCS<2:0> — — — TRIGSEL<3:0> — — —	M ADCS<2:0> — — ADPR TRIGSEL<3:0> — — —	M ADCS<2:0> — — ADPREF<1:0> TRIGSEL<3:0> — — — —	M ADCS<2:0> — ADPREF<1:0> 000000

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. PIC16F1503 only. Unimplemented, read as '1'. Legend: Note 1

1: 2:

TABLE 3-5: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

						,	(,			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 2	2										
10Ch	LATA	_	_	LATA5	LATA4	_	LATA2	LATA1	LATA0	xx -xxx	uu -uuu
10Dh	_	Unimplemen	ted							_	_
10Eh	LATC	_	_	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	xx xxxx	uu uuuu
10Fh	_	Unimplemen	ted							_	_
110h	_	Unimplemen	ted							_	_
111h	CM1CON0	C10N	C1OUT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	0000 -100	0000 -100
112h to 114h	_	Unimplemen	ted							_	_
115h	CMOUT	_	_	_	_	_	_	MC2OUT	MC1OUT	00	00
116h	BORCON	SBOREN	BORFS	_	_	_	_	_	BORRDY	10q	uuu
117h	FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	/R<1:0>	ADFV	′R<1:0>	0q00 0000	0q00 0000
118h	DAC1CON0	DACEN	_	DACOE1	DACOE2	_	DACPSS	_	_	0-00 -0	0-00 -0
119h	DAC1CON1	_	_	_		•	DACR<4:	0>		0 0000	0 0000
11Ah to 11Ch	_	Unimplemen	ted							_	_
11Dh	APFCON	_	_	SDOSEL	SSSEL	T1GSEL	_	CLC1SEL	NCO1SEL	00 0-00	00 0-00
11Eh	_	Unimplemen	ted			•				_	_
11Fh	_	Unimplemen	ted							_	_
Bank 3	3										
18Ch	ANSELA	_	_	_	ANSA4	_	ANSA2	ANSA1	ANSA0	1 -111	1 -111
18Dh	_	Unimplemen	ted							_	_
18Eh	ANSELC	_	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0	1111	1111
18Fh	_	Unimplemen	ted			•				_	_
190h	_	Unimplemen	ted							_	_
191h	PMADRL	Flash Progra	m Memory A	ddress Regis	ter Low Byte					0000 0000	0000 0000
192h	PMADRH	(2)	Flash Progra	am Memory A	Address Regi	ster High Byte	е			1000 0000	1000 0000
193h	PMDATL	Flash Progra	m Memory R	ead Data Re	gister Low By	⁄te				xxxx xxxx	uuuu uuuu
194h	PMDATH	_	_	Flash Progr	am Memory I	Read Data R	egister High	Byte		xx xxxx	uu uuuu
195h	PMCON1	(2)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	1000 x000	1000 q000
196h	PMCON2	Flash Progra	m Memory C	ontrol Regist	er 2	•		•		0000 0000	0000 0000
197h	VREGCON ⁽¹⁾	_	_	_	_	_	_	VREGPM	Reserved	01	01
198h to 19Fh	_	Unimplemen	ted							_	_

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. **Note 1:** PIC16F1503 only.

2: Unimplemented, read as '1'.

TABLE 3-5: **SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)**

IABLE	J-J. J	FECIAL I	-UNCTIO	N KEGIS	IEK SUI	VIIVIART	(CON LIN	OED)	1	1	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 4										•	
20Ch	WPUA	_	_	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	11 1111	11 1111
20Dh to 212h	_	Unimplemen	ted							_	_
213h	SSP1MSK				MS	K<7:0>				1111 1111	1111 1111
214h	SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
215h	SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSI	PM<3:0>		0000 0000	0000 0000
216h	SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
217h	SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 0000	0000 0000
218h to 21Fh		Unimplemen	ted							_	_
Bank 5											
28Ch to 29Fh		Unimplemen	ted							_	_
Bank 6											
30Ch to 31Fh	_	Unimplemen	ted							_	_
Bank 7	1										
38Ch to 390h	ı	Unimplemen	ted							_	_
391h	IOCAP	_	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	00 0000	00 0000
392h	IOCAN	_	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	00 0000	00 0000
393h	IOCAF	_	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	00 0000	00 0000
394h to 39Fh	ı	Unimplemen	ted							_	_
Bank 8											
40Ch to 41Fh		Unimplemen	ted							_	_
Bank 9											
48Ch to 497h	_	Unimplemen	ted		_	_					
498h	NCO1ACCL				NCO1	ACC<7:0>				0000 0000	0000 0000
499h	NCO1ACCH				NCO1A	ACC<15:8>				0000 0000	0000 0000
49Ah	NCO1ACCU				NCO1A	CC<19:16>				0000 0000	0000 0000
49Bh	NCO1INCL				NCO1	INC<7:0>				0000 0000	0000 0000
49Ch	NCO1INCH				NCO1I	NC<15:8>				0000 0000	0000 0000
49Dh	_	Unimplemen	ted							_	_
49Eh	NCO1CON	N1EN	N10E	N1OUT	N1POL	_	_	_	N1PFM		00000
49Fh	NCO1CLK		N1PWS<2:0>		_	_	_	N1CI	KS<1:0>	000000	000000
					condition -			L Chada		1	·

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC16F1503 only.

2: Unimplemented, read as '1'.

TABLE 3-5: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

IABLE	. J-J. J	FECIAL I	UNCTIO	N KEGIS	ILK 301	ALLA MINIT	CONTIN	OED)			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 1	0										
50Ch to 51Fh	_	Unimplemen	ted							_	_
Bank 1	1										
58Ch to 59Fh	_	Unimplemen	ted							_	_
Bank 1	2										
60Ch to 610h	_	Unimplemen	ted							_	_
611h	PWM1DCL	PWM1D	CL<7:6>	_	_	_	_	_		00	00
612h	PWM1DCH				PWM1I	OCH<7:0>				xxxx xxxx	uuuu uuuu
613h	PWM1CON0	PWM1EN	PWM10E	PWM1OUT	PWM1POL	_	_	_	_	0000	0000
614h	PWM2DCL	PWM2D	CL<7:6>	_	_	_	_	_	_	00	00
615h	PWM2DCH				PWM2I	OCH<7:0>				xxxx xxxx	uuuu uuuu
616h	PWM2CON0	PWM2EN	PWM2OE	PWM2OUT	PWM2POL	_	_	_	_	0000	0000
617h	PWM3DCL	PWM3D	CL<7:6>	_		ı	ı	_	_	00	00
618h	PWM3DCH				PWM3I	OCH<7:0>				xxxx xxxx	uuuu uuuu
619h	PWM3CON0	PWM3EN	PWM3OE	PWM3OUT	PWM3POL	ı	ı	_	_	0000	0000
61Ah	PWM4DCL	PWM4D	CL<7:6>	_		ı	ı	_	_	00	00
61Bh	PWM4DCH				PWM4I	OCH<7:0>				xxxx xxxx	uuuu uuuu
61Ch	PWM4CON0	PWM4EN	PWM40E	PWM4OUT	PWM4POL	ı	1	_	_	0000	0000
61Dh to 61Fh	_	Unimplemen	ted							_	_
Bank 1	3										
68Ch to 690h	_	Unimplemen	ted							_	_
691h	CWG1DBR	_	_		-	CWG1	DBR<5:0>	<u> </u>		00 0000	00 0000
692h	CWG1DBF	_	_			CWG1	DBF<5:0>			xx xxxx	xx xxxx
693h	CWG1CON0	G1EN	G10EB	G10EA	G1POLB	G1POLA	_	_	G1CS0	0000 00	0000 00
694h	CWG1CON1	G1ASDI	_B<1:0>	G1ASD	LA<1:0>			G1IS<2:0>		0000 -000	0000 -000
695h	CWG1CON2	G1ASE	G1ARSEN		_	G1ASDC2	G1ASDC1	G1ASDSFLT	G1ASDSCLC2	00 0000	00 0000
696h to 69Fh	_	Unimplemen	ted							_	_

Legend: Note 1 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. PIC16F1503 only. Unimplemented, read as '1'.

^{1:} 2:

TABLE 3-5: **SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)**

IADLL			ONOTIO	T INE OIL	1 = 1 \ 001	*********	00111111	<u> </u>			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Banks	14-29										
x0Ch/ x8Ch	_	Unimplemen	ted							_	_
x1Fh/ x9Fh											
Bank 3	30										
F0Ch to F0Eh	_	Unimplemen	ted							_	_
F0Fh	CLCDATA	_	_	_	_	_	_	MLC2OUT	MLC1OUT	00	00
F10h	CLC1CON	LC1EN	LC10E	LC10UT	LC1INTP	LC1INTN		LC1MODE<2	:0>	0000 0000	0000 0000
F11h	CLC1POL	LC1POL	_	_	_	LC1G4POL	LC1G3POL	LC1G2POL	LC1G1POL	0 xxxx	0 uuuu
F12h	CLC1SEL0	_	L	.C1D2S<2:0>	>	_		LC1D1S<2:0)>	-xxx -xxx	-uuu -uuu
F13h	CLC1SEL1	_	L	.C1D4S<2:0>	>	_		LC1D3S<2:0)>	-xxx -xxx	-uuu -uuu
F14h	CLC1GLS0	LC1G1D4T	LC1G1D4N	LC1G1D3T	LC1G1D3N	LC1G1D2T	LC1G1D2N	LC1G1D1T	LC1G1D1N	xxxx xxxx	uuuu uuuu
F15h	CLC1GLS1	LC1G2D4T	LC1G2D4N	LC1G2D3T	LC1G2D3N	LC1G2D2T	LC1G2D2N	LC1G2D1T	LC1G2D1N	xxxx xxxx	uuuu uuuu
F16h	CLC1GLS2	LC1G3D4T	LC1G3D4N	LC1G3D3T	LC1G3D3N	LC1G3D2T	LC1G3D2N	LC1G3D1T	LC1G3D1N	xxxx xxxx	uuuu uuuu
F17h	CLC1GLS3	LC1G4D4T	LC1G4D4N	LC1G4D3T	LC1G4D3N	LC1G4D2T	LC1G4D2N	LC1G4D1T	LC1G4D1N	xxxx xxxx	uuuu uuuu
F18h	CLC2CON	LC2EN	LC2OE	LC2OUT	LC2INTP	LC2INTN		LC2MODE<2	:0>	0000 0000	0000 0000
F19h	CLC2POL	LC2POL	_	_	_	LC2G4POL	LC2G3POL	LC2G2POL	LC2G1POL	0 xxxx	0 uuuu
F1Ah	CLC2SEL0	_	L	.C2D2S<2:0>	>	_		LC2D1S<2:0)>	-xxx -xxx	-uuu -uuu
F1Bh	CLC2SEL1	_	L	.C2D4S<2:0>	>	_		LC2D3S<2:0)>	-xxx -xxx	-uuu -uuu
F1Ch	CLC2GLS0	LC2G1D4T	LC2G1D4N	LC2G1D3T	LC2G1D3N	LC2G1D2T	LC2G1D2N	LC2G1D1T	LC2G1D1N	xxxx xxxx	uuuu uuuu
F1Dh	CLC2GLS1	LC2G2D4T	LC2G2D4N	LC2G2D3T	LC2G2D3N	LC2G2D2T	LC2G2D2N	LC2G2D1T	LC2G2D1N	xxxx xxxx	uuuu uuuu
F1Eh	CLC2GLS2	LC2G3D4T	LC2G3D4N	LC2G3D3T	LC2G3D3N	LC2G3D2T	LC2G3D2N	LC2G3D1T	LC2G3D1N	xxxx xxxx	uuuu uuuu
F1Fh	CLC2GLS3	LC2G4D4T	LC2G4D4N	LC2G4D3T	LC2G4D3N	LC2G4D2T	LC2G4D2N	LC2G4D1T	LC2G4D1N	xxxx xxxx	uuuu uuuu
F20h to F6Fh	_	Unimplemen	ted							_	_

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC16F1503 only.
Unimplemented, read as '1'.

SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 3-5:**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 3	1										
F8Ch — FE3h	_	Unimplemen	ted							_	_
FE4h	STATUS_ SHAD	_	_	_	_		Z_SHAD	DC_SHAD	C_SHAD	xxx	uuu
FE5h	WREG_ SHAD	Working Reg	jister Shadow							xxxx xxxx	uuuu uuuu
FE6h	BSR_ SHAD	_	_	_	Bank Select	Register Sh	adow			x xxxx	u uuuu
FE7h	PCLATH_ SHAD	_	Program Co	unter Latch F	ligh Register	Shadow				-xxx xxxx	uuuu uuuu
FE8h	FSR0L_ SHAD	Indirect Data	Memory Add	ress 0 Low F	Pointer Shado	W				xxxx xxxx	uuuu uuuu
FE9h	FSR0H_ SHAD	Indirect Data	Memory Add	ress 0 High	Pointer Shade	OW				xxxx xxxx	uuuu uuuu
FEAh	FSR1L_ SHAD	Indirect Data	Memory Add	ress 1 Low F	Pointer Shado	w				xxxx xxxx	uuuu uuuu
FEBh	FSR1H_ SHAD	Indirect Data	Memory Add	ress 1 High	Pointer Shade	OW				xxxx xxxx	uuuu uuuu
FECh	_	Unimplemen	ted							_	_
FEDh	STKPTR	_	_	_	Current Sta	k Pointer				1 1111	1 1111
FEEh	TOSL	Top-of-Stack	Low byte							xxxx xxxx	uuuu uuuu
FEFh	TOSH	_	Top-of-Stack	High byte				<u> </u>		-xxx xxxx	-uuu uuuu


Legend: Note 1:

Unimplemented, read as '1'. 2:

3.3 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-3 shows the five situations for the loading of the PC.

FIGURE 3-3: LOADING OF PC IN DIFFERENT SITUATIONS



3.3.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper seven bits to the PCLATH register. When the lower eight bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register and those being written to the PCL register.

3.3.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, "Implementing a Table Read" (DS00556).

3.3.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

3.3.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

3.4 Stack

All devices have a 16-level x 15-bit wide hardware stack (refer to Figures 3-4 through 3-7). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer if the STVREN bit is programmed to '0' (Configuration Words). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an Overflow/Underflow, regardless of whether the Reset is enabled.

Note 1: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

3.4.1 ACCESSING THE STACK

The stack is available through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the TOP of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. STKPTR is 5 bits to allow detection of overflow and underflow.

Note: Care should be taken when modifying the STKPTR while interrupts are enabled.

During normal program operation, CALL, CALLW and Interrupts will increment STKPTR while RETLW, RETURN, and RETFIE will decrement STKPTR. At any time STKPTR can be inspected to see how much stack is left. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will unload the PC and then decrement the STKPTR.

Reference Figure 3-4 through Figure 3-7 for examples of accessing the stack.

FIGURE 3-4: ACCESSING THE STACK EXAMPLE 1






FIGURE 3-5: **ACCESSING THE STACK EXAMPLE 2** 0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x09 This figure shows the stack configuration after the first CALL or a single interrupt. 0x08 If a RETURN instruction is executed, the return address will be placed in the 0x07 Program Counter and the Stack Pointer 0x06 decremented to the empty state (0x1F). 0x05 0x04 0x03 0x02 0x01 TOSH:TOSL 0x00 STKPTR = 0x00 Return Address





3.4.2 OVERFLOW/UNDERFLOW RESET


If the STVREN bit in Configuration Words is programmed to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

3.5 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:


- · Traditional Data Memory
- · Linear Data Memory
- · Program Flash Memory



3.5.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.

FIGURE 3-9: TRADITIONAL DATA MEMORY MAP




3.5.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.


FIGURE 3-10: LINEAR DATA MEMORY MAP



3.5.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire program Flash memory is mapped to the upper half of the FSR address space. When the MSb of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower eight bits of each memory location is accessible via INDF. Writing to the program Flash memory cannot be accomplished via the FSR/INDF interface. All instructions that access program Flash memory via the FSR/INDF interface will require one additional instruction cycle to complete.

FIGURE 3-11: PROGRAM FLASH MEMORY MAP



4.0 DEVICE CONFIGURATION

Device configuration consists of Configuration Words, Code Protection and Device ID.

4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 at 8007h and Configuration Word 2 at 8008h.

Note: The DEBUG bit in Configuration Words is managed automatically by device development tools including debuggers and programmers. For normal device operation, this bit should be maintained as a '1'.

4.2 Register Definitions: Configuration Words

REGISTER 4-1: CONFIG1: CONFIGURATION WORD 1

U-1	U-1	R/P-1	R/P-1	R/P-1	U-1
_	_	CLKOUTEN	BOREN<1:0> ⁽¹⁾		_
bit 13					bit 8

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	U-1	R/P-1	R/P-1	
CP ⁽²⁾	MCLRE	PWRTE	WDTE<1:0>		_	FOSC	OSC<1:0>	
bit 7							bit 0	

Legend:

R = Readable bit P = Programmable bit U = Unimplemented bit, read as '1'
'0' = Bit is cleared '1' = Bit is set -n = Value when blank or after Bulk Erase

bit 13-12 **Unimplemented:** Read as '1'

bit 11 CLKOUTEN: Clock Out Enable bit

1 = CLKOUT function is disabled. I/O function on the CLKOUT pin

0 = CLKOUT function is enabled on the CLKOUT pin

bit 10-9 **BOREN<1:0>:** Brown-Out Reset Enable bits⁽¹⁾

11 = BOR enabled

10 = BOR enabled during operation and disabled in Sleep

01 = BOR controlled by SBOREN bit of the BORCON register

00 = BOR disabled

bit 8 <u>Unimplemented:</u> Read as '1'

bit 7 **CP:** Code Protection bit⁽²⁾

1 = Program memory code protection is disabled

0 = Program memory code protection is enabled

bit 6 MCLRE: MCLR/VPP Pin Function Select bit

<u>If LVP bit = 1</u>:

This bit is ignored.

If LVP bit = 0:

1 = $\overline{\text{MCLR}}/\text{VPP}$ pin function is $\overline{\text{MCLR}}$; Weak pull-up enabled.

0 = MCLR/VPP pin function is digital input; MCLR internally disabled; Weak pull-up under control of WPUA3 bit.

bit 5 **PWRTE:** Power-Up Timer Enable bit

1 = PWRT disabled

0 = PWRT enabled

bit 4-3 WDTE<1:0>: Watchdog Timer Enable bits

11 = WDT enabled

10 = WDT enabled while running and disabled in Sleep

01 = WDT controlled by the SWDTEN bit in the WDTCON register

00 = WDT disabled

bit 2 **Unimplemented:** Read as '1'

bit 1-0 **FOSC<1:0>:** Oscillator Selection bits

11 = ECH: External Clock, High-Power mode: on CLKIN pin

10 = ECM: External Clock, Medium-Power mode: on CLKIN pin

01 = ECL: External Clock, Low-Power mode: on CLKIN pin

00 = INTOSC oscillator: I/O function on CLKIN pin

Note 1: Enabling Brown-out Reset does not automatically enable Power-up Timer.

2: Once enabled, code-protect can only be disabled by bulk erasing the device.

REGISTER 4-2: CONFIG2: CONFIGURATION WORD 2

R/P-1	U-1			R/P-1	U-1
LVP ⁽¹⁾	_	LPBOR	BORV ⁽²⁾	STVREN	_
bit 13					bit 8

U-1	U-1	U-1	U-1	U-1	U-1	R/P-1	R/P-1
_	_	_	_	_	_	WRT<1:0>	
bit 7							bit 0

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '1'
'0' = Bit is cleared	'1' = Bit is set	-n = Value when blank or after Bulk Erase

bit 13	LVP: Low-Voltage Programming Enable bit ⁽¹⁾ 1 = Low-voltage programming enabled 0 = High-voltage on MCLR must be used for programming
bit 12	Unimplemented: Read as '1'
bit 11	LPBOR: Low-Power BOR Enable bit 1 = Low-Power Brown-out Reset is disabled 0 = Low-Power Brown-out Reset is enabled
bit 10	BORV: Brown-Out Reset Voltage Selection bit ⁽²⁾ 1 = Brown-out Reset voltage (VBOR), low trip point selected 0 = Brown-out Reset voltage (VBOR), high trip point selected
bit 9	STVREN: Stack Overflow/Underflow Reset Enable bit 1 = Stack Overflow or Underflow will cause a Reset 0 = Stack Overflow or Underflow will not cause a Reset
bit 8-2	Unimplemented: Read as '1'
bit 1-0	WRT<1:0>: Flash Memory Self-Write Protection bits 2 kW Flash memory (PIC16(L)F1503 only): 11 = Write protection off 10 = 000h to 1FFh write-protected, 200h to 7FFh may be modified 01 = 000h to 3FFh write-protected, 400h to 7FFh may be modified 00 = 000h to 7FFh write-protected, no addresses may be modified

Note 1: The LVP bit cannot be programmed to '0' when Programming mode is entered via LVP.

2: See VBOR parameter for specific trip point voltages.

4.3 Code Protection

Code protection allows the device to be protected from unauthorized access. Internal access to the program memory is unaffected by any code protection setting.

4.3.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in Configuration Words. When $\overline{CP}=0$, external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See Section 4.4 "Write Protection" for more information.

4.4 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as bootloader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Words define the size of the program memory block that is protected.

4.5 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See Section 10.4 "User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations. For more information on checksum calculation, see the "PIC12(L)F1501/PIC16(L)F150X Memory Programming Specification" (DS41573).

4.6 Device ID and Revision ID

The memory location 8006h is where the Device ID and Revision ID are stored. The upper nine bits hold the Device ID. The lower five bits hold the Revision ID. See Section 10.4 "User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

4.7 Register Definitions: Device ID

REGISTER 4-3: DEVID: DEVICE ID REGISTER

R	R	R	R	R	R		
DEV<8:3>							
bit 13					bit 8		

R	R	R	R	R	R	R	R	
DEV<2:0>				REV<4:0>				
bit 7							bit 0	

Legend:

R = Readable bit

'1' = Bit is set

'0' = Bit is cleared

bit 13-5 **DEV<8:0>:** Device ID bits

Device	DEVID<13:0> Values					
Device	DEV<8:0>	REV<4:0>				
PIC16LF1503	10 1101 101	x xxxx				
PIC16F1503	10 1100 111	x xxxx				

bit 4-0 **REV<4:0>:** Revision ID bits

These bits are used to identify the revision (see Table under DEV<8:0> above).

5.0 OSCILLATOR MODULE

5.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from an external clock or from one of two internal oscillators, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Fast start-up oscillator allows internal circuits to power-up and stabilize before switching to the 16 MHz HFINTOSC


The oscillator module can be configured in one of the following clock modes.

- ECL External Clock Low-Power mode (0 MHz to 0.5 MHz)
- ECM External Clock Medium-Power mode (0.5 MHz to 4 MHz)
- ECH External Clock High-Power mode (4 MHz to 20 MHz)
- INTOSC Internal oscillator (31 kHz to 16 MHz)

Clock Source modes are selected by the FOSC<1:0> bits in the Configuration Words. The FOSC bits determine the type of oscillator that will be used when the device is first powered.

The ECH, ECM, and ECL clock modes rely on an external logic level signal as the device clock source.

The INTOSC internal oscillator block produces a low and high-frequency clock source, designated LFINTOSC and HFINTOSC. (See Internal Oscillator Block, Figure 5-1). A wide selection of device clock frequencies may be derived from these two clock sources.



SIMPLIFIED PIC® MCU CLOCK SOURCE BLOCK DIAGRAM FIGURE 5-1:

5.2 Clock Source Types

Clock sources can be classified as external, internal or peripheral.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (ECH, ECM, ECL modes).

Internal clock sources are contained within the oscillator module. The internal oscillator block has two internal oscillators that are used to generate the internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The peripheral clock source is a nominal 600 kHz internal RC oscillator, FRC. The FRC is traditionally used with the ADC module, but is sometimes available to other peripherals. See Section 5.2.2.4 "Peripheral Clock Sources".

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See **Section 5.3** "Clock Switching" for additional information.

5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<1:0> bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
 - Secondary oscillator during run-time, or
 - An external clock source determined by the value of the FOSC bits.

See Section 5.3 "Clock Switching" for more information.


5.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.

EC mode has three power modes to select from through the Fosc bits in the Configuration Words:

- ECH High-power, 4-20 MHz
- ECM Medium-power, 0.5-4 MHz
- ECL Low-power, 0-0.5 MHz

FIGURE 5-2: EXTERNAL CLOCK (EC) MODE OPERATION



5.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the FOSC<1:0> bits in Configuration
 Words to select the INTOSC clock source, which
 will be used as the default system clock upon a
 device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run-time. See Section 5.3 "Clock Switching"for more information.

In **INTOSC** mode, CLKIN is available for general purpose I/O. CLKOUT is available for general purpose I/O or CLKOUT.

The function of the CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

The internal oscillator block has two independent oscillators that provides the internal system clock source.

- The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz.
- 2. The **LFINTOSC** (Low-Frequency Internal Oscillator) operates at 31 kHz.

5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source.

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). The frequency derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.6 "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<1:0> = 00, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

A fast start-up oscillator allows internal circuits to power-up and stabilize before switching to HFINTOSC.

The High-Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running.

The High-Frequency Internal Oscillator Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

5.2.2.2 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is a 31 kHz internal clock source.

The output of the LFINTOSC connects to a multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.6 "Internal Oscillator Clock Switch Timing" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT) and the, Watchdog Timer (WDT).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<1:0> = 00, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- · Watchdog Timer (WDT)

The Low-Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running.

5.2.2.3 FRC

The FRC clock is an uncalibrated, nominal 600 kHz peripheral clock source.

The FRC is automatically turned on by the peripherals requesting the FRC clock.

The FRC clock continues to run during Sleep.

5.2.2.4 Peripheral Clock Sources

The clock sources described in this chapter and the Timer's are available to different peripherals. Table 5-1 lists the clocks and timers available for each peripheral.

TABLE 5-1: PERIPHERAL CLOCK SOURCES

	FOSC	FRC	HFINTOSC	LFINTOSC	TMR0	TMR1	TMR2
ADC	•	•					
CLC	•	•	•	•	•	•	•
COMP						•	
CWG	•		•				
MSSP	•						•
NCO	•		•				
PWM	•						•
PWRT				•			
TMR0	•						
TMR1	•			•			
TMR2	•						
WDT				•			

5.2.2.5 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The postscaled output of the 16 MHz HFINTOSC and 31 kHz LFINTOSC connect to a multiplexer (see Figure 5-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register (Register 5-1) select the frequency output of the internal oscillators.

Note: Following any Reset, the IRCF<3:0> bits of the OSCCON register are set to '0111' and the frequency selection is set to 500 kHz. The user can modify the IRCF bits to select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

5.2.2.6 Internal Oscillator Clock Switch Timing


When switching between the HFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 5-3). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- IRCF<3:0> bits of the OSCCON register are modified.
- If the new clock is shut down, a clock start-up delay is started.
- Clock switch circuitry waits for a falling edge of the current clock.
- The current clock is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. The new clock is now active.
- 6. The OSCSTAT register is updated as required.
- 7. Clock switch is complete.

See Figure 5-3 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected. Clock switching time delays are shown in Table 5-2.

Start-up delay specifications are located in Table 28-7, "Oscillator Parameters".



5.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bits of the OSCCON register. The following clock sources can be selected using the SCS bits:

- Default system oscillator determined by FOSC bits in Configuration Words
- Internal Oscillator Block (INTOSC)

5.3.1 SYSTEM CLOCK SELECT (SCS) BITS

The System Clock Select (SCS) bits of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bits of the OSCCON register = 00, the system clock source is determined by value of the FOSC<1:0> bits in the Configuration Words.
- When the SCS bits of the OSCCON register = 01, the system clock source is the secondary oscillator.
- When the SCS bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0> bits of the OSCCON register. After a Reset, the SCS bits of the OSCCON register are always cleared.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 5-2.

TABLE 5-2: OSCILLATOR SWITCHING DELAYS

Switch From Switch To		Oscillator Delay		
	LFINTOSC	1 cycle of each clock source		
Any clock source	HFINTOSC	2 μs (approx.)		
	ECH, ECM, ECL	2 cycles		

5.4 Register Definitions: Oscillator Control

REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0
_	IRCF<3:0>				_	SCS	<1:0>
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	Unimplemented: Read as '0'
bit 6-3	IRCF<3:0>: Internal Oscillator Frequency Select bits
	1111 = 16 MHz
	1110 = 8 MHz
	1101 = 4 MHz
	1100 = 2 MHz
	1011 = 1 MHz
	$1010 = 500 \text{ kHz}^{(1)}$
	$1001 = 250 \text{ kHz}^{(1)}$
	1000 = 125 kHz⁽¹⁾
	0111 = 500 kHz (default upon Reset)
	0110 = 250 kHz
	0101 = 125 kHz
	0100 = 62.5 kHz
	001x = 31.25 kHz
	000x = 31 kHz LF
bit 2	Unimplemented: Read as '0'
bit 1-0	SCS<1:0>: System Clock Select bits
	1x = Internal oscillator block
	01 = Reserved
	00 = Clock determined by FOSC<1:0> in Configuration Words.

Note 1: Duplicate frequency derived from HFINTOSC.

REGISTER 5-2: OSCSTAT: OSCILLATOR STATUS REGISTER

U-0	U-0	U-0	R-0/q	U-0	U-0	R-0/q	R-0/q
_	_	_	HFIOFR	_	_	LFIOFR	HFIOFS
bit 7							bit 0

Legend:

bit 3-2

R = Readable bit U = Unimplemented bit, read as '0' W = Writable bit

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set q = Conditional '0' = Bit is cleared

bit 7-5 Unimplemented: Read as '0'

bit 4 HFIOFR: High-Frequency Internal Oscillator Ready bit

> 1 = HFINTOSC is ready 0 = HFINTOSC is not ready Unimplemented: Read as '0'

bit 1

LFIOFR: Low-Frequency Internal Oscillator Ready bit

1 = LFINTOSC is ready 0 = LFINTOSC is not ready

HFIOFS: High-Frequency Internal Oscillator Stable bit bit 0

1 = HFINTOSC 16 MHz Oscillator is stable and is driving the INTOSC

0 = HFINTOSC 16 MHz is not stable, the Start-up Oscillator is driving INTOSC

TABLE 5-3: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	_		IRCF	<3:0>		_	SCS-	<1:0>	49
OSCSTAT	_	_	_	HFIOFR	_	_	LFIOFR	HFIOFS	50

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

TABLE 5-4: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFICA	13:8	_	_	_	_	CLKOUTEN	BOREN<1:0>		_	20
CONFIG1	7:0	CP		PWRTE	WDTE<1:0>				C<1:0>	38

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

6.0 RESETS


There are multiple ways to reset this device:

- Power-On Reset (POR)
- Brown-Out Reset (BOR)
- Low-Power Brown-Out Reset (LPBOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- · Stack Overflow
- Stack Underflow
- · Programming mode exit

To allow VDD to stabilize, an optional power-up timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-chip Reset Circuit is shown in Figure 6-1.

FIGURE 6-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



6.1 Power-On Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

6.1.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms time-out on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in Configuration Words

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note AN607, "Power-up Trouble Shooting" (DS00607).

6.2 Brown-Out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Words. The four operating modes are:

- · BOR is always on
- · BOR is off when in Sleep
- · BOR is controlled by software
- · BOR is always off

Refer to Table 6-1 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Words.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below Vpor for a duration greater than parameter TBORDC, the device will reset. See Figure 6-2 for more information.

TABLE 6-1: BOR OPERATING MODES

BOREN<1:0>	SBOREN	Device Mode	BOR Mode	Instruction Execution upon: Release of POR or Wake-up from Sleep
11	Х	Х	Active	Waits for BOR ready ⁽¹⁾ (BORRDY = 1)
1.0	37	Awake	Active	Waits for BOR ready
10	X	Sleep	Disabled	(BORRDY = 1)
01	1	x	Active	Waits for BOR ready ⁽¹⁾ (BORRDY = 1)
	0	X	Disabled	Begins immediately
00	Х	X	Disabled	(BORRDY = x)

Note 1: In these specific cases, "release of POR" and "wake-up from Sleep," there is no delay in start-up. The BOR ready flag, (BORRDY = 1), will be set before the CPU is ready to execute instructions because the BOR circuit is forced on by the BOREN<1:0> bits.

6.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Words are programmed to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

6.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Words are programmed to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.


6.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.

BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.





6.3 Register Definitions: BOR Control

REGISTER 6-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

R/W-1/u	R/W-0/u	U-0	U-0	U-0	U-0	U-0	R-q/u
SBOREN	BORFS	_	_	_	_	_	BORRDY
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7 SBOREN: Software Brown-Out Reset Enable bit

If BOREN <1:0> in Configuration Words = 01:

1 = BOR Enabled0 = BOR Disabled

If BOREN <1:0> in Configuration Words \neq 01:

SBOREN is read/write, but has no effect on the BOR

bit 6 **BORFS:** Brown-Out Reset Fast Start bit⁽¹⁾

If BOREN <1:0> = 10 (Disabled in Sleep) or BOREN<1:0> = 01 (Under software control):

1 = Band gap is forced on always (covers sleep/wake-up/operating cases)

0 = Band gap operates normally, and may turn off

If BOREN<1:0> = 11 (Always on) or BOREN<1:0> = 00 (Always off)

BORFS is Read/Write, but has no effect.

bit 5-1 **Unimplemented:** Read as '0'

bit 0 BORRDY: Brown-Out Reset Circuit Ready Status bit

1 = The Brown-out Reset circuit is active0 = The Brown-out Reset circuit is inactive

Note 1: BOREN<1:0> bits are located in Configuration Words.

6.4 Low-Power Brown-Out Reset (LPBOR)

The Low-Power Brown-Out Reset (LPBOR) operates like the BOR to detect low voltage conditions on the VDD pin. When too low of a voltage is detected, the device is held in Reset. When this occurs, a register bit (BOR) is changed to indicate that a BOR Reset has occurred. The BOR bit in PCON is used for both BOR and the LPBOR. Refer to Register 6-2.

The LPBOR voltage threshold (Lapboard) has a wider tolerance than the BOR (Vpor), but requires much less current (LPBOR current) to operate. The LPBOR is intended for use when the BOR is configured as disabled (BOREN = 00) or disabled in Sleep mode (BOREN = 10).

Refer to Figure 6-1 to see how the LPBOR interacts with other modules.

6.4.1 ENABLING LPBOR

The LPBOR is controlled by the LPBOR bit of Configuration Words. When the device is erased, the LPBOR module defaults to disabled.

6.5 MCLR

The MCLR is an optional external input that can reset the device. The MCLR function is controlled by the MCLRE bit of Configuration Words and the LVP bit of Configuration Words (Table 6-2).

TABLE 6-2: MCLR CONFIGURATION

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
X	1	Enabled

6.5.1 MCLR ENABLED

When \overline{MCLR} is enabled and the pin is held low, the device is held in Reset. The \overline{MCLR} pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

Note: A Reset does not drive the MCLR pin low

6.5.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See Section 11.3 "PORTA Registers" for more information.

6.6 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The \overline{TO} and \overline{PD} bits in the STATUS register are changed to indicate the WDT Reset. See **Section 9.0** "Watchdog Timer (WDT)" for more information.

6.7 RESET Instruction

A RESET instruction will cause a device Reset. The $\overline{\text{RI}}$ bit in the PCON register will be set to '0'. See Table 6-4 for default conditions after a RESET instruction has occurred.

6.8 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Words. See Section 3.4.2 "Overflow/Underflow Reset" for more information.

6.9 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

6.10 Power-Up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the $\overline{\text{PWRTE}}$ bit of Configuration Words.


6.11 Start-up Sequence

Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- Power-up Timer runs to completion (if enabled).
- 2. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. SeeSection 5.0 "Oscillator Module" for more information

The Power-up Timer runs independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer will expire. Upon bringing MCLR high, the device will begin execution after 10 Foss cycles (see Figure 6-3). This is useful for testing purposes or to synchronize more than one device operating in parallel.



6.12 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON registers are updated to indicate the cause of the Reset. Table 6-3 and Table 6-4 show the Reset conditions of these registers.

TABLE 6-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

STKOVF	STKUNF	RWDT	RMCLR	RI	POR	BOR	то	PD	Condition
0	0	1	1	1	0	Х	1	1	Power-on Reset
0	0	1	1	1	0	Х	0	Х	Illegal, TO is set on POR
0	0	1	1	1	0	Х	Х	0	Illegal, PD is set on POR
0	0	u	1	1	u	0	1	1	Brown-out Reset
u	u	0	u	u	u	u	0	u	WDT Reset
u	u	u	u	u	u	u	0	0	WDT Wake-up from Sleep
u	u	u	u	u	u	u	1	0	Interrupt Wake-up from Sleep
u	u	u	0	u	u	u	u	u	MCLR Reset during normal operation
u	u	u	0	u	u	u	1	0	MCLR Reset during Sleep
u	u	u	u	0	u	u	u	u	RESET Instruction Executed
1	u	u	u	u	u	u	u	u	Stack Overflow Reset (STVREN = 1)
u	1	u	u	u	u	u	u	u	Stack Underflow Reset (STVREN = 1)

TABLE 6-4: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	1 1000	00 110x
MCLR Reset during normal operation	0000h	u muumuu	uu Ouuu
MCLR Reset during Sleep	0000h	1 Ouuu	uu Ouuu
WDT Reset	0000h	0 muumuu	uu uuuu
WDT Wake-up from Sleep	PC + 1	0 Ouuu	uu uuuu
Brown-out Reset	0000h	1 1uuu	00 11u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	1 Ouuu	uu uuuu
RESET Instruction Executed	0000h	u uuuu	uu u0uu
Stack Overflow Reset (STVREN = 1)	0000h	u uuuu	1u uuuu
Stack Underflow Reset (STVREN = 1)	0000h	u uuuu	u1 uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and the Global Interrupt Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

6.13 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-On Reset (POR)
- Brown-Out Reset (BOR)
- Reset Instruction Reset (RI)
- MCLR Reset (RMCLR)
- Watchdog Timer Reset (RWDT)
- Stack Underflow Reset (STKUNF)
- Stack Overflow Reset (STKOVF)

The PCON register bits are shown in Register 6-2.

6.14 Register Definitions: Power Control

REGISTER 6-2: PCON: POWER CONTROL REGISTER

R/W/HS-0/q	R/W/HS-0/q	U-0	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-q/u	R/W/HC-q/u
STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR
bit 7							bit 0

Legend:						
HC = Bit is cleared by hard	ware	HS = Bit is set by hardware				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition				

bit 7	STKOVF: Stack Overflow Flag bit
	1 = A Stack Overflow occurred
	0 = A Stack Overflow has not occurred or cleared by firmware
bit 6	STKUNF: Stack Underflow Flag bit
	1 = A Stack Underflow occurred0 = A Stack Underflow has not occurred or cleared by firmware
bit 5	Unimplemented: Read as '0'
bit 4	RWDT: Watchdog Timer Reset Flag bit
	1 = A Watchdog Timer Reset has not occurred or set by firmware0 = A Watchdog Timer Reset has occurred (cleared by hardware)
bit 3	RMCLR: MCLR Reset Flag bit
	1 = A MCLR Reset has not occurred or set by firmware 0 = A MCLR Reset has occurred (cleared by hardware)
bit 2	RI: RESET Instruction Flag bit
	1 = A RESET instruction has not been executed or set by firmware 0 = A RESET instruction has been executed (cleared by hardware)
bit 1	POR: Power-On Reset Status bit
	1 = No Power-on Reset occurred0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
bit 0	BOR: Brown-Out Reset Status bit
	1 = No Brown-out Reset occurred0 = A Brown-out Reset occurred (must be set in software after a Power-on Reset or Brown-out Reset occurs)

TABLE 6-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BORCON	SBOREN	BORFS	_	-	_	_	_	BORRDY	53
PCON	STKOVF	STKUNF	-	RWDT	RMCLR	RI	POR	BOR	57
STATUS	_	_	_	TO	PD	Z	DC	С	17
WDTCON	_	_		WDTPS<4:0>					77

Legend: — = unimplemented bit, reads as '0'. Shaded cells are not used by Resets.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

TABLE 6-6: SUMMARY OF CONFIGURATION WORD WITH RESETS

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG1	13:8	1	1	1	_	CLKOUTEN	BOREI	N<1:0>	1	38
CONFIGI	7:0	CP	MCLRE	PWRTE	WDTE<1:0>		_	FOSC<1:0>		30
CONFICS	13:8		1	LVP	DEBUG	LPBOR	BORV	STVREN	1	39
CONFIG2	7:0		1	1	_		_	WRT-	<1:0>	39

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

7.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.


This chapter contains the following information for Interrupts:

- · Operation
- · Interrupt Latency
- · Interrupts During Sleep
- INT Pin
- · Automatic Context Saving

Many peripherals produce interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 7-1.

FIGURE 7-1: INTERRUPT LOGIC



7.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- · GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIE1, PIE2 and PIE3 registers)

The INTCON, PIR1, PIR2 and PIR3 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- · Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See "Section 7.5 "Automatic Context Saving".")
- · PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.

- Note 1: Individual interrupt flag bits are set, regardless of the state of any other enable bits.
 - 2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

7.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is three or four instruction cycles. For asynchronous interrupts, the latency is three to five instruction cycles, depending on when the interrupt occurs. See Figure 7-2 and Figure 7-3 for more details.





FIGURE 7-3: INT PIN INTERRUPT TIMING



- Note 1: INTF flag is sampled here (every Q1).
 - 2: Asynchronous interrupt latency = 3-5 TcY. Synchronous latency = 3-4 TcY, where TcY = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
 - 3: For minimum width of INT pulse, refer to AC specifications in Section 28.0 "Electrical Specifications".
 - 4: INTF is enabled to be set any time during the Q4-Q1 cycles.

7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to Section 8.0 "Power-Down Mode (Sleep)" for more details.

7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION_REG register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- · W register
- STATUS register (except for TO and PD)
- · BSR register
- · FSR registers
- · PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

7.6 Register Definitions: Interrupt Control

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0
GIE ⁽¹⁾	PEIE ⁽²⁾	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF ⁽³⁾
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	GIE: Global Interrupt Enable bit ⁽¹⁾
	1 = Enables all active interrupts0 = Disables all interrupts
bit 6	PEIE: Peripheral Interrupt Enable bit ⁽²⁾ 1 = Enables all active peripheral interrupts 0 = Disables all peripheral interrupts
bit 5	TMR0IE: Timer0 Overflow Interrupt Enable bit 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt
bit 4	INTE: INT External Interrupt Enable bit 1 = Enables the INT external interrupt 0 = Disables the INT external interrupt
bit 3	IOCIE: Interrupt-on-Change Enable bit 1 = Enables the interrupt-on-change 0 = Disables the interrupt-on-change
bit 2	TMR0IF: Timer0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed 0 = TMR0 register did not overflow
bit 1	INTF: INT External Interrupt Flag bit 1 = The INT external interrupt occurred 0 = The INT external interrupt did not occur
bit 0	IOCIF: Interrupt-on-Change Interrupt Flag bit ⁽³⁾ 1 = When at least one of the interrupt-on-change pins changed state 0 = None of the interrupt-on-change pins have changed state

- **Note 1:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.
 - **2:** Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.
 - **3:** The IOCIF Flag bit is read-only and cleared when all the interrupt-on-change flags in the IOCxF registers have been cleared by software.

REGISTER 7-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	U-0	R/W-0/0	R/W-0/0
TMR1GIE	ADIE	_	_	SSP1IE	_	TMR2IE	TMR1IE
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	TMR1GIE: Timer1 Gate Interrupt Enable bit 1 = Enables the Timer1 gate acquisition interrupt 0 = Disables the Timer1 gate acquisition interrupt
bit 6	ADIE: Analog-to-Digital Converter (ADC) Interrupt Enable bit 1 = Enables the ADC interrupt 0 = Disables the ADC interrupt
bit 5-4	Unimplemented: Read as '0'
bit 3	SSP1IE: Synchronous Serial Port (MSSP) Interrupt Enable bit 1 = Enables the MSSP interrupt 0 = Disables the MSSP interrupt
bit 2	Unimplemented: Read as '0'
bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt
bit 0	TMR1IE: Timer1 Overflow Interrupt Enable bit 1 = Enables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 7-3: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	U-0
_	C2IE	C1IE	_	BCL1IE	NCO1IE	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 **Unimplemented:** Read as '0'

bit 6 C2IE: Comparator C2 Interrupt Enable bit

1 = Enables the Comparator C2 interrupt0 = Disables the Comparator C2 interrupt

bit 5 C1IE: Comparator C1 Interrupt Enable bit

1 = Enables the Comparator C1 interrupt

0 = Disables the Comparator C1 interrupt

bit 4 Unimplemented: Read as '0'

bit 3 BCL1IE: MSSP Bus Collision Interrupt Enable bit

1 = Enables the MSSP Bus Collision Interrupt

0 = Disables the MSSP Bus Collision Interrupt

bit 2 NCO1IE: Numerically Controlled Oscillator Interrupt Enable bit

1 = Enables the NCO interrupt0 = Disables the NCO interrupt

bit 1-0 **Unimplemented:** Read as '0'

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 7-4: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
_	_	_	_	_		CLC2IE	CLC1IE
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-2 **Unimplemented:** Read as '0'

bit 1 CLC2IE: Configurable Logic Block 2 Interrupt Enable bit

1 = Enables the CLC 2 interrupt0 = Disables the CLC 2 interrupt

bit 0 CLC1IE: Configurable Logic Block 1 Interrupt Enable bit

1 = Enables the CLC 1 interrupt0 = Disables the CLC 1 interrupt

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 7-5: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	
TMR1GIF	ADIF	_	_	SSP1IF	_	TMR2IF	TMR1IF	
bit 7 bit 0								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 TMR1GIF: Timer1 Gate Interrupt Flag bit

1 = Interrupt is pending0 = Interrupt is not pending

bit 6 ADIF: ADC Interrupt Flag bit

1 = Interrupt is pending 0 = Interrupt is not pending

bit 5-4 **Unimplemented:** Read as '0'

bit 3 SSP1IF: Synchronous Serial Port (MSSP) Interrupt Flag bit

1 = Interrupt is pending 0 = Interrupt is not pending

bit 2 **Unimplemented:** Read as '0'

bit 1 TMR2IF: Timer2 to PR2 Interrupt Flag bit

1 = Interrupt is pending0 = Interrupt is not pending

bit 0 TMR1IF: Timer1 Overflow Interrupt Flag bit

1 = Interrupt is pending0 = Interrupt is not pending

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of

its corresponding enable bit or the Global Interrupt Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior

to enabling an interrupt.

REGISTER 7-6: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	U-0
_	C2IF	C1IF	_	BCL1IF	NCO1IF	_	_
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7 Unimplemented: Read as '0' bit 6 C2IF: Comparator C2 Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending bit 5 C1IF: Comparator C1 Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending bit 4 Unimplemented: Read as '0' bit 3 BCL1IF: MSSP Bus Collision Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending bit 2 NCO1IF: Numerically Controlled Oscillator Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending bit 1-0 Unimplemented: Read as '0'

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 7-7: PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
_			_	_		CLC2IF	CLC1IF
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-2 **Unimplemented:** Read as '0'

bit 1 CLC2IF: Configurable Logic Block 2 Interrupt Flag bit

1 = Interrupt is pending0 = Interrupt is not pending

bit 0 CLC1IF: Configurable Logic Block 1 Interrupt Flag bit

1 = Interrupt is pending0 = Interrupt is not pending

Note: Interrupt flag bits are set when an interrupt

condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior

to enabling an interrupt.

TABLE 7-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS<2:0>			139
PIE1	TMR1GIE	ADIE	_	1	SSP1IE	_	TMR2IE	TMR1IE	65
PIE2	_	C2IE	C1IE	_	BCL1IE	NCO1IE	_	_	66
PIE3	_	_	_	_	_	_	CLC2IE	CLC1IE	67
PIR1	TMR1GIF	ADIF	_	_	SSP1IF	_	TMR2IF	TMR1IF	68
PIR2	_	C2IF	C1IF	_	BCL1IF	NCO1IF	_	_	69
PIR3	_	_	_	_	_	_	CLC2IF	CLC1IF	70

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by interrupts.

8.0 POWER-DOWN MODE (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running, if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3. TO bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- Timer1 and peripherals that operate from Timer1 continue operation in Sleep when the Timer1 clock source selected is:
 - LFINTOSC
 - T1CKI
- ADC is unaffected, if the dedicated FRC oscillator is selected.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).
- Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- · I/O pins should not be floating
- External circuitry sinking current from I/O pins
- · Internal circuitry sourcing current from I/O pins
- · Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC
- CWG, NCO and CLC modules using HFINTOSC

I/O pins that are high-impedance inputs should be pulled to VDD or Vss externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include the FVR module. See **Section 13.0 "Fixed Voltage Reference (FVR)"** for more information on this module.

8.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. POR Reset
- Watchdog Timer, if enabled
- 5. Any external interrupt
- Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to Section 6.12 "Determining the Cause of a Reset".

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.


The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

8.1.1 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction
 - SLEEP instruction will execute as a NOP.
 - WDT and WDT prescaler will not be cleared
 - TO bit of the STATUS register will not be set
 - PD bit of the STATUS register will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction
 - SLEEP instruction will be completely executed
 - Device will immediately wake-up from Sleep
 - WDT and WDT prescaler will be cleared
 - TO bit of the STATUS register will be set
 - PD bit of the STATUS register will be cleared

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.



8.2 Low-Power Sleep Mode

This device contains an internal Low Dropout (LDO) voltage regulator, which allows the device I/O pins to operate at voltages up to 5.5V while the internal device logic operates at a lower voltage. The LDO and its associated reference circuitry must remain active when the device is in Sleep mode.

Low-Power Sleep mode allows the user to optimize the operating current in Sleep. Low-Power Sleep mode can be selected by setting the VREGPM bit of the VREGCON register, putting the LDO and reference circuitry in a low-power state whenever the device is in Sleep.

8.2.1 SLEEP CURRENT VS. WAKE-UP TIME

In the Default Operating mode, the LDO and reference circuitry remain in the normal configuration while in Sleep. The device is able to exit Sleep mode quickly since all circuits remain active. In Low-Power Sleep mode, when waking up from Sleep, an extra delay time is required for these circuits to return to the normal configuration and stabilize.

The Low-Power Sleep mode is beneficial for applications that stay in Sleep mode for long periods of time. The Normal mode is beneficial for applications that need to wake from Sleep quickly and frequently.

8.2.2 PERIPHERAL USAGE IN SLEEP

Some peripherals that can operate in Sleep mode will not operate properly with the Low-Power Sleep mode selected. The LDO will remain in the Normal-Power mode when those peripherals are enabled. The Low-Power Sleep mode is intended for use with these peripherals:

- Brown-Out Reset (BOR)
- Watchdog Timer (WDT)
- External interrupt pin/Interrupt-on-change pins
- · Timer1 (with external clock source)

The Complementary Waveform Generator (CWG), the Numerically Controlled Oscillator (NCO) and the Configurable Logic Cell (CLC) modules can utilize the HFINTOSC oscillator as either a clock source or as an input source. Under certain conditions, when the HFINTOSC is selected for use with the CWG, NCO or CLC modules, the HFINTOSC will remain active during Sleep. This will have a direct effect on the Sleep mode current.

Please refer to sections Section 23.5 "Operation During Sleep", 24.7 "Operation In Sleep" and 25.10 "Operation During Sleep" for more information.

Note: The PIC16LF1503 does not have a configurable Low-Power Sleep mode. PIC16LF1503 is an unregulated device and is always in the lowest power state when in Sleep, with no wake-up time penalty. This device has a lower maximum VDD and I/O voltage than the PIC16F1503. See Section 28.0 "Electrical Specifications" for more information.

8.3 Register Definitions: Voltage Regulator Control

REGISTER 8-1: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-1/1		
_	_	_	_	_	_	VREGPM	Reserved		
bit 7 bit									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared

bit 7-2 **Unimplemented:** Read as '0'

bit 1 **VREGPM:** Voltage Regulator Power Mode Selection bit

1 = Low-Power Sleep mode enabled in Sleep⁽²⁾
 Draws lowest current in Sleep, slower wake-up
 0 = Normal Power mode enabled in Sleep⁽²⁾
 Draws higher current in Sleep, faster wake-up

bit 0 Reserved: Read as '1'. Maintain this bit set.

Note 1: PIC16F1503 only.

2: See Section 28.0 "Electrical Specifications".

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
IOCAF	_	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	106
IOCAN	_	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	106
IOCAP	_	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	106
PIE1	TMR1GIE	ADIE	_	_	SSP1IE	_	TMR2IE	TMR1IE	65
PIE2	_	C2IE	C1IE	_	BCL1IE	NCO1IE	_	_	66
PIE3	_	_	_	_	_	_	CLC2IE	CLC1IE	67
PIR1	TMR1GIF	ADIF	_	_	SSP1IF	_	TMR2IF	TMR1IF	68
PIR2	_	C2IF	C1IF	_	BCL1IF	NCO1IF	_	_	69
PIR3	_	_	_	_	_	_	CLC2IF	CLC1IF	70
STATUS	_	_	_	TO	PD	Z	DC	С	17
WDTCON	_	_		V	SWDTEN	77			

Legend: — = unimplemented, read as '0'. Shaded cells are not used in Power-Down mode.


9.0 WATCHDOG TIMER (WDT)

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- · Independent clock source
- · Multiple operating modes
 - WDT is always on
 - WDT is off when in Sleep
 - WDT is controlled by software
 - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (nominal)
- · Multiple Reset conditions
- · Operation during Sleep

FIGURE 9-1: WATCHDOG TIMER BLOCK DIAGRAM



9.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator. Time intervals in this chapter are based on a nominal interval of 1 ms. See Section 28.0 "Electrical Specifications" for the LFINTOSC tolerances.

9.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Words. See Table 9-1.

9.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Words are set to '11', the WDT is always on.

WDT protection is active during Sleep.

9.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Words are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

9.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Words are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 9-1 for more details.

TABLE 9-1: WDT OPERATING MODES

WDTE<1:0>	SWDTEN	Device Mode	WDT Mode
11	Х	Х	Active
1.0		Awake	Active
10	X	Sleep	Disabled
0.1	1	Х	Active
01	0	Х	Disabled
00	Х	Х	Disabled

9.3 Time-Out Period

The WDTPS bits of the WDTCON register set the time-out period from 1 ms to 256 seconds (nominal). After a Reset, the default time-out period is two seconds.

9.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- · Any Reset
- CLRWDT instruction is executed
- · Device enters Sleep
- · Device wakes up from Sleep
- · Oscillator fail
- · WDT is disabled

See Table 9-2 for more information.

9.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting. When the device exits Sleep, the WDT is cleared again.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register are changed to indicate the event. The $\overline{\text{RWDT}}$ bit in the PCON register can also be used. See Section 3.0 "Memory Organization" for more information.

TABLE 9-2: WDT CLEARING CONDITIONS

Conditions	WDT		
WDTE<1:0> = 00			
WDTE<1:0> = 01 and SWDTEN = 0			
WDTE<1:0> = 10 and enter Sleep	Cleared		
CLRWDT Command	Cleared		
Oscillator Fail Detected			
Exit Sleep + System Clock = INTOSC, EXTCLK			
Change INTOSC divider (IRCF bits)	Unaffected		

9.6 Register Definitions: Watchdog Timer Control

Legend:

R = Readable bit

REGISTER 9-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

W = Writable bit

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0	
_	_		WDTPS<4:0>					
bit 7							bit 0	

U = Unimplemented bit, read as '0'

```
u = Bit is unchanged
                               x = Bit is unknown
                                                             -n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set
                                '0' = Bit is cleared
bit 7-6
                Unimplemented: Read as '0'
bit 5-1
                WDTPS<4:0>: Watchdog Timer Period Select bits(1)
                Bit Value = Prescale Rate
                11111 = Reserved. Results in minimum interval (1:32)
                10011 = Reserved. Results in minimum interval (1:32)
                10010 = 1:8388608 (2^{23})  (Interval 256s nominal) 10001 = 1:4194304 (2^{22})  (Interval 128s nominal) 10000 = 1:2097152 (2^{21})  (Interval 64s nominal)
                01111 = 1:1048576 (2^{20}) (Interval 32s nominal)
                01110 = 1.524288 (2^{19}) (Interval 16s nominal)
                01101 = 1:262144 (2^{18}) (Interval 8s nominal)
                01100 = 1:131072 (2^{17}) (Interval 4s nominal)
                01011 = 1:65536 (Interval 2s nominal) (Reset value)
                01010 = 1:32768 (Interval 1s nominal)
                01001 = 1:16384 (Interval 512 ms nominal)
                01000 = 1:8192 (Interval 256 ms nominal)
                00111 = 1:4096 (Interval 128 ms nominal)
                00110 = 1:2048 (Interval 64 ms nominal)
                00101 = 1:1024 (Interval 32 ms nominal)
                00100 = 1:512 (Interval 16 ms nominal)
                00011 = 1:256 (Interval 8 ms nominal)
                00010 = 1:128 (Interval 4 ms nominal)
                00001 = 1:64 (Interval 2 ms nominal)
                00000 = 1:32 (Interval 1 ms nominal)
bit 0
                SWDTEN: Software Enable/Disable for Watchdog Timer bit
                If WDTE<1:0> = 1x:
                This bit is ignored.
                If WDTE<1:0> = 01:
                1 = WDT is turned on
                0 = WDT is turned off
                If WDTE<1:0> = 00:
```

Note 1: Times are approximate. WDT time is based on 31 kHz LFINTOSC.

This bit is ignored.

TABLE 9-3: SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	_		IRCF<3:0>				SCS<1:0>		49
PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR	57
STATUS	_	_	-	TO	PD	Z	DC	С	17
WDTCON	_	_	— WDTPS<4:0>					SWDTEN	77

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Watchdog Timer.

TABLE 9-4: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFICA	13:8	_	-	_	— CLKOUTEN		BORE	N<1:0>	_	20
CONFIG1	7:0	CP	MCLRE	PWRTE	WDT	E<1:0>	_	FOSC	<1:0>	38

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Watchdog Timer.

10.0 FLASH PROGRAM MEMORY CONTROL

The Flash program memory is readable and writable during normal operation over the full VDD range. Program memory is indirectly addressed using Special Function Registers (SFRs). The SFRs used to access program memory are:

- PMCON1
- PMCON2
- PMDATL
- PMDATH
- PMADRL
- PMADRH

When accessing the program memory, the PMDATH:PMDATL register pair forms a 2-byte word that holds the 14-bit data for read/write, and the PMADRH:PMADRL register pair forms a 2-byte word that holds the 15-bit address of the program memory location being read.

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the operating voltage range of the device.

The Flash program memory can be protected in two ways; by code protection (CP bit in Configuration Words) and write protection (WRT<1:0> bits in Configuration Words).

Code protection $(\overline{CP} = 0)^{(1)}$, disables access, reading and writing, to the Flash program memory via external device programmers. Code protection does not affect the self-write and erase functionality. Code protection can only be reset by a device programmer performing a Bulk Erase to the device, clearing all Flash program memory, Configuration bits and User IDs.

Write protection prohibits self-write and erase to a portion or all of the Flash program memory, as defined by the bits WRT<1:0>. Write protection does not affect a device programmers ability to read, write or erase the device.

Note 1: Code protection of the entire Flash program memory array is enabled by clearing the \overline{CP} bit of Configuration Words.

10.1 PMADRL and PMADRH Registers

The PMADRH:PMADRL register pair can address up to a maximum of 32K words of program memory. When selecting a program address value, the MSB of the address is written to the PMADRH register and the LSB is written to the PMADRL register.

10.1.1 PMCON1 AND PMCON2 REGISTERS

PMCON1 is the control register for Flash program memory accesses.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared by hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

The PMCON2 register is a write-only register. Attempting to read the PMCON2 register will return all '0's.

To enable writes to the program memory, a specific pattern (the unlock sequence), must be written to the PMCON2 register. The required unlock sequence prevents inadvertent writes to the program memory write latches and Flash program memory.

10.2 Flash Program Memory Overview

It is important to understand the Flash program memory structure for erase and programming operations. Flash program memory is arranged in rows. A row consists of a fixed number of 14-bit program memory words. A row is the minimum size that can be erased by user software.

After a row has been erased, the user can reprogram all or a portion of this row. Data to be written into the program memory row is written to 14-bit wide data write latches. These write latches are not directly accessible to the user, but may be loaded via sequential writes to the PMDATH:PMDATL register pair.

Note:

If the user wants to modify only a portion of a previously programmed row, then the contents of the entire row must be read and saved in RAM prior to the erase. Then, new data and retained data can be written into the write latches to reprogram the row of Flash program memory. However, any unprogrammed locations can be written without first erasing the row. In this case, it is not necessary to save and rewrite the other previously programmed locations.

See Table 10-1 for Erase Row size and the number of write latches for Flash program memory.

TABLE 10-1: FLASH MEMORY ORGANIZATION BY DEVICE

Device	Row Erase (words)	Write Latches (words)
PIC16(L)F1503	16	16

10.2.1 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must:


- Write the desired address to the PMADRH:PMADRL register pair.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Then, set control bit RD of the PMCON1 register.

Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF PMCON1, RD" instruction to be ignored. The data is available in the very next cycle, in the PMDATH:PMDATL register pair; therefore, it can be read as two bytes in the following instructions.


PMDATH: PMDATL register pair will hold this value until another read or until it is written to by the user.

Note: The two instructions following a program memory read are required to be NOPs. This prevents the user from executing a 2-cycle instruction on the next instruction after the RD bit is set.

FIGURE 10-1: FLASH PROGRAM MEMORY READ FLOWCHART







EXAMPLE 10-1: FLASH PROGRAM MEMORY READ

```
* This code block will read 1 word of program
* memory at the memory address:
   PROG ADDR HI : PROG ADDR LO
   data will be returned in the variables;
   PROG_DATA_HI, PROG_DATA_LO
   BANKSEL PMADRL
                             ; Select Bank for PMCON registers
   MOVLW
            PROG ADDR LO
   MOVWF
            PMADRL
                             ; Store LSB of address
           PROG ADDR HI
   MOVLW
   MOVWF
           PMADRH
                             ; Store MSB of address
   BCF
            PMCON1, CFGS
                             ; Do not select Configuration Space
   BSF
            PMCON1,RD
                             ; Initiate read
   NOP
                             ; Ignored (Figure 10-2)
   NOP
                             ; Ignored (Figure 10-2)
   MOVF
            PMDATL,W
                             ; Get LSB of word
   MOVWF
            PROG_DATA_LO
                             ; Store in user location
   MOVF
            PMDATH, W
                             ; Get MSB of word
            PROG DATA HI
   MOVWF
                             ; Store in user location
```

10.2.2 FLASH MEMORY UNLOCK SEQUENCE

The unlock sequence is a mechanism that protects the Flash program memory from unintended self-write programming or erasing. The sequence must be executed and completed without interruption to successfully complete any of the following operations:

- · Row Erase
- · Load program memory write latches
- Write of program memory write latches to program memory
- Write of program memory write latches to User IDs


The unlock sequence consists of the following steps:

- 1. Write 55h to PMCON2
- 2. Write AAh to PMCON2
- 3. Set the WR bit in PMCON1
- 4. NOP instruction
- 5. NOP instruction

Once the WR bit is set, the processor will always force two ${\tt NOP}$ instructions. When an Erase Row or Program Row operation is being performed, the processor will stall internal operations (typical 2 ms), until the operation is complete and then resume with the next instruction. When the operation is loading the program memory write latches, the processor will always force the two ${\tt NOP}$ instructions and continue uninterrupted with the next instruction.

Since the unlock sequence must not be interrupted, global interrupts should be disabled prior to the unlock sequence and re-enabled after the unlock sequence is completed.

FIGURE 10-3: FLASH PROGRAM MEMORY UNLOCK SEQUENCE FLOWCHART



10.2.3 ERASING FLASH PROGRAM MEMORY


While executing code, program memory can only be erased by rows. To erase a row:

- 1. Load the PMADRH:PMADRL register pair with any address within the row to be erased.
- 2. Clear the CFGS bit of the PMCON1 register.
- Set the FREE and WREN bits of the PMCON1 register.
- 4. Write 55h, then AAh, to PMCON2 (Flash programming unlock sequence).
- Set control bit WR of the PMCON1 register to begin the erase operation.

See Example 10-2.

After the "BSF PMCON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions immediately following the WR bit set instruction. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the PMCON1 write instruction.

FIGURE 10-4: FLASH PROGRAM MEMORY ERASE FLOWCHART



EXAMPLE 10-2: ERASING ONE ROW OF PROGRAM MEMORY

```
; This row erase routine assumes the following:
; 1. A valid address within the erase row is loaded in ADDRH:ADDRL
; 2. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F (common RAM)
       BCF
                  INTCON, GIE
                               ; Disable ints so required sequences will execute properly
       BANKSEL
                 PMADRI.
                               ; Load lower 8 bits of erase address boundary
       MOVF
                 ADDRL, W
       MOVWF
                 PMADRL
       MOVF
                ADDRH,W
                                ; Load upper 6 bits of erase address boundary
       MOVWF
                 PMADRH
       BCF
                 PMCON1,CFGS ; Not configuration space
                  PMCON1,FREE ; Specify an erase operation
       BSF
                  PMCON1, WREN
                                 ; Enable writes
       BSF
       MOVLW
                  55h
                                 ; Start of required sequence to initiate erase
       MOVWF
                PMCON2
                                 ; Write 55h
       MOVLW
                  0AAh
       MOVWF
                  PMCON2
                                ; Write AAh
       BSF
                  PMCON1,WR
                               ; Set WR bit to begin erase
       NOP
                                 ; NOP instructions are forced as processor starts
       NOP
                                 ; row erase of program memory.
                                 ; The processor stalls until the erase process is complete
                                 ; after erase processor continues with 3rd instruction
       BCF
                  PMCON1, WREN
                               ; Disable writes
       BSF
                  INTCON, GIE
                                 ; Enable interrupts
```

10.2.4 WRITING TO FLASH PROGRAM MEMORY

Program memory is programmed using the following steps:

- Load the address in PMADRH:PMADRL of the row to be programmed.
- 2. Load each write latch with data.
- 3. Initiate a programming operation.
- 4. Repeat steps 1 through 3 until all data is written.

Before writing to program memory, the word(s) to be written must be erased or previously unwritten. Program memory can only be erased one row at a time. No automatic erase occurs upon the initiation of the write.

Program memory can be written one or more words at a time. The maximum number of words written at one time is equal to the number of write latches. See Figure 10-5 (row writes to program memory with 16 write latches) for more details.

The write latches are aligned to the Flash row address boundary defined by the upper 10-bits of PMADRH:PMADRL, (PMADRH<6:0>:PMADRL<7:5>) with the lower five bits of PMADRL, (PMADRL<4:0>) determining the write latch being loaded. Write operations do not cross these boundaries. At the completion of a program memory write operation, the data in the write latches is reset to contain 0x3FFF.


The following steps should be completed to load the write latches and program a row of program memory. These steps are divided into two parts. First, each write latch is loaded with data from the PMDATH:PMDATL using the unlock sequence with LWLO = 1. When the last word to be loaded into the write latch is ready, the LWLO bit is cleared and the unlock sequence executed. This initiates the programming operation, writing all the latches into Flash program memory.


Note: The special unlock sequence is required to load a write latch with data or initiate a Flash programming operation. If the unlock sequence is interrupted, writing to the latches or program memory will not be initiated.

- 1. Set the WREN bit of the PMCON1 register.
- 2. Clear the CFGS bit of the PMCON1 register.
- Set the LWLO bit of the PMCON1 register. When the LWLO bit of the PMCON1 register is '1', the write sequence will only load the write latches and will not initiate the write to Flash program memory.
- 4. Load the PMADRH:PMADRL register pair with the address of the location to be written.
- 5. Load the PMDATH:PMDATL register pair with the program memory data to be written.
- Execute the unlock sequence (Section 10.2.2
 "Flash Memory Unlock Sequence"). The write latch is now loaded.
- 7. Increment the PMADRH:PMADRL register pair to point to the next location.
- 8. Repeat steps 5 through 7 until all but the last write latch has been loaded.
- Clear the LWLO bit of the PMCON1 register. When the LWLO bit of the PMCON1 register is '0', the write sequence will initiate the write to Flash program memory.
- 10. Load the PMDATH:PMDATL register pair with the program memory data to be written.
- Execute the unlock sequence (Section 10.2.2
 "Flash Memory Unlock Sequence"). The
 entire program memory latch content is now
 written to Flash program memory.

Note: The program memory write latches are reset to the blank state (0x3FFF) at the completion of every write or erase operation. As a result, it is not necessary to load all the program memory write latches. Unloaded latches will remain in the blank state.

An example of the complete write sequence is shown in Example 10-3. The initial address is loaded into the PMADRH:PMADRL register pair; the data is loaded using indirect addressing.





EXAMPLE 10-3: WRITING TO FLASH PROGRAM MEMORY (16 WRITE LATCHES)


```
; This write routine assumes the following:
; 1. 32 bytes of data are loaded, starting at the address in DATA ADDR
; 2. Each word of data to be written is made up of two adjacent bytes in DATA ADDR,
; stored in little endian format
; 3. A valid starting address (the least significant bits = 00000) is loaded in ADDRH:ADDRL
; 4. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F (common RAM)
                  INTCON, GIE
                                ; Disable ints so required sequences will execute properly
       BANKSEL PMADRH
                                 : Bank 3
       MOVF
                 ADDRH, W
                                ; Load initial address
       MOVWF
                 PMADRH
       MOVF
                 ADDRL,W
       MOVWF
                 PMADRL
                 LOW DATA ADDR ; Load initial data address
       MOVLW
       MOVWF
                  FSR0L
                  HIGH DATA ADDR ; Load initial data address
                 FSR0H
       MOVWF
                 PMCON1, CFGS
                                 ; Not configuration space
       BCF
       BSF
                 PMCON1,WREN
                                 : Enable writes
                 PMCON1, LWLO
                                 ; Only Load Write Latches
LOOP
       MOVIW
                FSR0++
                                 ; Load first data byte into lower
                PMDATL
       MOVWF
                 FSR0++
       MOVIW
                                 ; Load second data byte into upper
       MOVWF
                  PMDATH
              PMADRL,W
0x0F
                                 ; Check if lower bits of address are '00000'
       MOVE
       XORT.W
                                 ; Check if we're on the last of 16 addresses
       ANDLW
                0x0F
                STATUS, Z
                                 ; Exit if last of 16 words,
       BTFSC
       GOTO
                 START WRITE
       MJTVOM
                 55h
                                 ; Start of required write sequence:
       MOVWF
                  PMCON2
                                 ; Write 55h
       MOVLW
                  0AAh
       MOVWF
                  PMCON2
                                 ; Write AAh
                                 ; Set WR bit to begin write
       BSF
                  PMCON1,WR
                                 ; NOP instructions are forced as processor
       NOP
                                 ; loads program memory write latches
       NOP
       TNCF
                  PMADRI, F
                                 ; Still loading latches Increment address
       GOTO
                  LOOP
                                 ; Write next latches
START WRITE
       BCF
                  PMCON1, LWLO
                                 ; No more loading latches - Actually start Flash program
                                 ; memory write
       MOVLW
                 55h
                                 ; Start of required write sequence:
       MOVWF
                  PMCON2
                                 ; Write 55h
  Required
Sequence
      MOVLW
                  0AAh
                                 ; Write AAh
       MOVWF
                  PMCON2
       BSF
                  PMCON1,WR
                                 ; Set WR bit to begin write
       NOP
                                 ; NOP instructions are forced as processor writes
                                 ; all the program memory write latches simultaneously
       NOP
                                 ; to program memory.
                                 ; After NOPs, the processor
                                 ; stalls until the self-write process in complete
                                 ; after write processor continues with 3rd instruction
                  PMCON1, WREN
       BCF
                               ; Disable writes
                  INTCON, GIE
                                 ; Enable interrupts
       BSF
```

10.3 Modifying Flash Program Memory

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- Load the starting address of the row to be modified.
- Read the existing data from the row into a RAM image.
- 3. Modify the RAM image to contain the new data to be written into program memory.
- Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.

FIGURE 10-7: FLASH PROGRAM MEMORY MODIFY FLOWCHART



10.4 User ID, Device ID and Configuration Word Access

Instead of accessing program memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1 in the PMCON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 10-2.

When read access is initiated on an address outside the parameters listed in Table 10-2, the PMDATH:PMDATL register pair is cleared, reading back '0's.

TABLE 10-2: USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS (CFGS = 1)

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8006h	Device ID/Revision ID	Yes	No
8007h-8008h	Configuration Words 1 and 2	Yes	No


EXAMPLE 10-4: CONFIGURATION WORD AND DEVICE ID ACCESS

```
* This code block will read 1 word of program memory at the memory address:
   PROG ADDR LO (must be 00h-08h) data will be returned in the variables;
   PROG_DATA_HI, PROG_DATA_LO
           ; Select correct Bank
PROG_ADDR_LO
;
PMADRL
; Storrect
PMADRU
   BANKSEL PMADRL
   MOVWF
                            ; Store LSB of address
          PMADRH
                             ; Clear MSB of address
   CLRF
          PMCON1, CFGS
                            ; Select Configuration Space
   BCF
          INTCON, GIE
                            ; Disable interrupts
   BSF
          PMCON1,RD
                            ; Initiate read
   NOP
                            ; Executed (See Figure 10-2)
                            ; Ignored (See Figure 10-2)
   NOP
          INTCON, GIE ; Restore interrupts
   BSF
         PMDATL,W ; Get LSB of word
PROG_DATA_LO ; Store in user location
          PMDATL, W
   MOVF
   MOVWF
   MOVF
           PMDATH, W
                            ; Get MSB of word
   MOVWF
          PROG DATA HI ; Store in user location
```

10.5 Write Verify

It is considered good programming practice to verify that program memory writes agree with the intended value. Since program memory is stored as a full page then the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

FIGURE 10-8: FLASH PROGRAM MEMORY VERIFY FLOWCHART



10.6 Register Definitions: Flash Program Memory Control

REGISTER 10-1: PMDATL: PROGRAM MEMORY DATA LOW BYTE REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
PMDAT<7:0>									
bit 7 bit 0									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 PMDAT<7:0>: Read/write value for Least Significant bits of program memory

REGISTER 10-2: PMDATH: PROGRAM MEMORY DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
_	_		PMDAT<13:8>							
bit 7							bit 0			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 Unimplemented: Read as '0'

bit 5-0 PMDAT<13:8>: Read/write value for Most Significant bits of program memory

REGISTER 10-3: PMADRL: PROGRAM MEMORY ADDRESS LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
PMADR<7:0>										
bit 7	bit 7 bit 0									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 PMADR<7:0>: Specifies the Least Significant bits for program memory address

REGISTER 10-4: PMADRH: PROGRAM MEMORY ADDRESS HIGH BYTE REGISTER

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
(1)		PMADR<14:8>					
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 Unimplemented: Read as '1'

bit 6-0 PMADR<14:8>: Specifies the Most Significant bits for program memory address

Note 1: Unimplemented, read as '1'.

REGISTER 10-5: PMCON1: PROGRAM MEMORY CONTROL 1 REGISTER

U-1	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W/HC-x/q ⁽²⁾	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0
(1)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
S = Bit can only be set	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HC = Bit is cleared by hardware

bit 7 **Unimplemented:** Read as '1'

bit 6 **CFGS:** Configuration Select bit

1 = Access Configuration, User ID and Device ID Registers

0 = Access Flash program memory

bit 5 **LWLO:** Load Write Latches Only bit⁽³⁾

1 = Only the addressed program memory write latch is loaded/updated on the next WR command

0 = The addressed program memory write latch is loaded/updated and a write of all program memory write latches will be initiated on the next WR command

bit 4 FREE: Program Flash Erase Enable bit

1 = Performs an erase operation on the next WR command (hardware cleared upon completion)

0 = Performs a write operation on the next WR command

bit 3 WRERR: Program/Erase Error Flag bit

1 = Condition indicates an improper program or erase sequence attempt or termination (bit is set automatically on any set attempt (write '1') of the WR bit).

0 = The program or erase operation completed normally.

bit 2 WREN: Program/Erase Enable bit

1 = Allows program/erase cycles

0 = Inhibits programming/erasing of program Flash

bit 1 WR: Write Control bit

1 = Initiates a program Flash program/erase operation.

The operation is self-timed and the bit is cleared by hardware once operation is complete.

The WR bit can only be set (not cleared) in software.

0 = Program/erase operation to the Flash is complete and inactive.

bit 0 RD: Read Control bit

1 = Initiates a program Flash read. Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software.

0 = Does not initiate a program Flash read.

Note 1: Unimplemented bit, read as '1'.

2: The WRERR bit is automatically set by hardware when a program memory write or erase operation is started (WR = 1).

3: The LWLO bit is ignored during a program memory erase operation (FREE = 1).

REGISTER 10-6: PMCON2: PROGRAM MEMORY CONTROL 2 REGISTER

W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0		
	Program Memory Control Register 2								
bit 7	bit 7 bit 0								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

S = Bit can only be set x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 Flash Memory Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the PMCON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes.

TABLE 10-3: SUMMARY OF REGISTERS ASSOCIATED WITH FLASH PROGRAM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
PMCON1	(1)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	93
PMCON2	Program Memory Control Register 2							94	
PMADRL		PMADRL<7:0>						92	
PMADRH	(1)	(1) PMADRH<6:0>						92	
PMDATL		PMDATL<7:0>						92	
PMDATH	-	_			PMDAT	H<5:0>			92

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash program memory.

Note 1: Unimplemented, read as '1'.

TABLE 10-4: SUMMARY OF CONFIGURATION WORD WITH RESETS

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
00115101	13:8		-	-	-	CLKOUTEN	BOREI	N<1:0>	_	20
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE<1:0>		_	FOSC<1:0>		38
CONFIG2	13:8	_	_	LVP	DEBUG	LPBOR	BORV	STVREN	_	20
	7:0	_	_	_	_	_	_	WRT	<1:0>	39

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

11.0 I/O PORTS

Each port has three standard registers for its operation. These registers are:

- TRISx registers (data direction)
- PORTx registers (reads the levels on the pins of the device)
- LATx registers (output latch)

Some ports may have one or more of the following additional registers. These registers are:

- · ANSELx (analog select)
- WPUx (weak pull-up)

In general, when a peripheral is enabled on a port pin, that pin cannot be used as a general purpose output. However, the pin can still be read.

TABLE 11-1: PORT AVAILABILITY PER DEVICE


Device	PORTA	PORTB	PORTC
PIC16(L)F1503	•		•

The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same effect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports that support analog inputs have an associated ANSELx register. When an ANSEL bit is set, the digital input buffer associated with that bit is disabled. Disabling the input buffer prevents analog signal levels on the pin between a logic high and low from causing excessive current in the logic input circuitry. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 11-1.

FIGURE 11-1: GENERIC I/O PORT OPERATION



11.1 Alternate Pin Function

The Alternate Pin Function Control (APFCON) register is used to steer specific peripheral input and output functions between different pins. The APFCON register is shown in Register 11-1. For this device family, the following functions can be moved between different pins.

- SS
- T1G
- · CLC1
- · NCO1
- SDOSEL

These bits have no effect on the values of any TRIS register. PORT and TRIS overrides will be routed to the correct pin. The unselected pin will be unaffected.

11.2 Register Definitions: Alternate Pin Function Control

REGISTER 11-1: APFCON: ALTERNATE PIN FUNCTION CONTROL REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	
_	_	SDOSEL	SSSEL	T1GSEL	_	CLC1SEL	NCO1SEL	
bit 7 bit 0								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5	SDOSEL: Pin Selection bit
	1 = SDO function is on RA4
	0 = SDO function is on RC2
bit 4	SSSEL: Pin Selection bit
	1 = \overline{SS} function is on RA3
	$0 = \overline{SS}$ function is on RC3
bit 3	T1GSEL: Pin Selection bit
	1 = T1G function is on RA3
	0 = T1G function is on RA4
bit 2	Unimplemented: Read as '0'
bit 1	CLC1SEL: Pin Selection bit
	1 = CLC1 function is on RC5
	0 = CLC1 function is on RA2
bit 0	NCO1SEL: Pin Selection bit
	1 = NCO1 function is on RA4
	0 = NCO1 function is on RC1

11.3 PORTA Registers

11.3.1 DATA REGISTER

PORTA is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 11-3). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). The exception is RA3, which is input-only and its TRIS bit will always read as '1'. Example 11-1 shows how to initialize an I/O port.

Reading the PORTA register (Register 11-2) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

11.3.2 DIRECTION CONTROL

The TRISA register (Register 11-3) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

11.3.3 ANALOG CONTROL

The ANSELA register (Register 11-5) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no effect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELA bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

EXAMPLE 11-1: INITIALIZING PORTA

BANKSEL	PORTA	;
CLRF	PORTA	;Init PORTA
BANKSEL	LATA	;Data Latch
CLRF	LATA	;
BANKSEL	ANSELA	;
CLRF	ANSELA	;digital I/O
BANKSEL	TRISA	;
MOVLW	B'00111000'	;Set RA<5:3> as inputs
MOVWF	TRISA	;and set RA<2:0> as
		;outputs

11.3.4 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 11-2.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input functions, such as ADC and comparator inputs, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below in Table 11-2.

TABLE 11-2: PORTA OUTPUT PRIORITY

Pin Name	Function Priority ⁽¹⁾
RA0	ICSPDAT DACOUT1 RA0
RA1	RA1
RA2	DACOUT2 CLC1 ⁽²⁾ C1OUT PWM3 RA2
RA3	None
RA4	CLKOUT NCO1 ⁽³⁾ SDO ⁽³⁾ RA4
RA5	RA5

Note 1: Priority listed from highest to lowest.

2: Default pin (see APFCON register).

3: Alternate pin (see APFCON register).

11.4 Register Definitions: PORTA

REGISTER 11-2: PORTA: PORTA REGISTER

U-0	U-0	R/W-x/x	R/W-x/x	R-x/x	R/W-x/x	R/W-x/x	R/W-x/x
_	_	RA5	RA4	RA3	RA2	RA1	RA0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared

bit 7-6 Unimplemented: Read as '0' bit 5-0 RA<5:0>: PORTA I/O Value bits⁽¹⁾

1 = Port pin is \geq VIH 0 = Port pin is \leq VIL

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return

of actual I/O pin values.

REGISTER 11-3: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	U-1	R/W-1/1	R/W-1/1	R/W-1/1
_	_	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0
bit 7					•		bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 **Unimplemented:** Read as '0'

bit 5-4 TRISA<5:4>: PORTA Tri-State Control bit

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

bit 3 **Unimplemented:** Read as '1'

bit 2-0 TRISA<2:0>: PORTA Tri-State Control bit

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

Note 1: Unimplemented, read as '1'.

REGISTER 11-4: LATA: PORTA DATA LATCH REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u
_	_	LATA5	LATA4	_	LATA2	LATA1	LATA0
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7-6 **Unimplemented:** Read as '0'

bit 5-4 LATA<5:4>: RA<5:4> Output Latch Value bits⁽¹⁾

bit 3 Unimplemented: Read as '0'

bit 2-0 LATA<2:0>: RA<2:0> Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 11-5: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	U-0	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1
_	_	_	ANSA4	-	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-5 **Unimplemented:** Read as '0'

bit 4 ANSA4: Analog Select between Analog or Digital Function on pins RA4, respectively

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

0 = Digital I/O. Pin is assigned to port or digital special function.

bit 3 **Unimplemented:** Read as '0'

bit 2-0 ANSA<2:0>: Analog Select between Analog or Digital Function on pins RA<2:0>, respectively

1 = Analog input. Pin is assigned as analog input (1). Digital input buffer disabled.

0 = Digital I/O. Pin is assigned to port or digital special function.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

REGISTER 11-6: WPUA: WEAK PULL-UP PORTA REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
_	_	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 **WPUA<5:0>**: Weak Pull-up Register bits⁽³⁾

1 = Pull-up enabled0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is configured as an output.

3: For the WPUA3 bit, when MCLRE = 1, weak pull-up is internally enabled, but not reported here.

TABLE 11-3: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	_	ANSA4	_	ANSA2	ANSA1	ANSA0	99
APFCON	_	_	SDOSEL	SSSEL	T1GSEL	_	CLC1SEL	NCO1SEL	96
LATA	_	_	LATA5	LATA4	_	LATA2	LATA1	LATA0	99
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		139
PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	98
TRISA	_	_	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	98
WPUA	_	_	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	100

 $\textbf{Legend:} \qquad \textbf{x} = \text{unknown}, \ \textbf{u} = \text{unchanged}, - = \text{unimplemented locations read as '0'}. \ Shaded cells are not used by PORTA.$

Note 1: Unimplemented, read as '1'.

TABLE 11-4: SUMMARY OF CONFIGURATION WORD WITH PORTA

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFICA	13:8		_	_	_	CLKOUTEN	BOREI	N<1:0>	_	00
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE	E<1:0>	_	FOSC	<1:0>	38

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PORTA.

11.5 PORTC Registers

11.5.1 DATA REGISTER

PORTC is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISC (Register 11-8). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., disable the output driver). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 11-1 shows how to initialize an I/O port.

Reading the PORTC register (Register 11-7) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATC).

11.5.2 DIRECTION CONTROL

The TRISC register (Register 11-8) controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

11.5.3 ANALOG CONTROL

The ANSELC register (Register 11-10) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELC bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELC bits has no effect on digital output functions. A pin with TRIS clear and ANSELC set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELC bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

11.5.4 PORTC FUNCTIONS AND OUTPUT PRIORITIES

Each PORTC pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 11-5.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input and some digital input functions are not included in the output priority list. These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in the output priority list.

TABLE 11-5: PORTC OUTPUT PRIORITY

Pin Name	Function Priority ⁽¹⁾
RC0	CLC2 RC0
RC1	NCO1 ⁽²⁾ PWM4 RC1
RC2	SDO ⁽²⁾ RC2
RC3	PWM2 RC3
RC4	CWG1B C2OUT RC4
RC5	CWG1A CLC1 ⁽³⁾ PWM1 RC5

Note 1: Priority listed from highest to lowest.

2: Default pin (see APFCON register).

3: Alternate pin (see APFCON register).

11.6 Register Definitions: PORTC

REGISTER 11-7: PORTC: PORTC REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
_	_	RC5	RC4	RC3	RC2	RC1	RC0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 RC<5:0>: PORTC General Purpose I/O Pin bits

1 = Port pin is \geq VIH 0 = Port pin is \leq VIL

REGISTER 11-8: TRISC: PORTC TRI-STATE REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 TRISC<5:0>: PORTC Tri-State Control bits

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

REGISTER 11-9: LATC: PORTC DATA LATCH REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
_	_	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 LATC<5:0>: PORTC Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is

return of actual I/O pin values.

REGISTER 11-10: ANSELC: PORTC ANALOG SELECT REGISTER

U-0	U-0	U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
_	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-4 Unimplemented: Read as '0'

bit 3-0 **ANSC<3:0>**: Analog Select between Analog or Digital Function on pins RC<3:0>, respectively

1 = Analog input. Pin is assigned as analog input (1). Digital input buffer disabled.

0 = Digital I/O. Pin is assigned to port or digital special function.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

TABLE 11-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELC	_	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0	103
LATC	_	_	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	102
PORTC	_	_	RC5	RC4	RC3	RC2	RC1	RC0	102
TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	102

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

12.0 INTERRUPT-ON-CHANGE

The PORTA pins can be configured to operate as Interrupt-On-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual port pin, or combination of port pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-Change enable (Master Switch)
- Individual pin configuration
- · Rising and falling edge detection
- · Individual pin interrupt flags

Figure 12-1 is a block diagram of the IOC module.

12.1 Enabling the Module

To allow individual port pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

12.2 Individual Pin Configuration

For each port pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated bit of the IOCxP register is set. To enable a pin to detect a falling edge, the associated bit of the IOCxN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both associated bits of the IOCxP and IOCxN registers, respectively.

12.3 Interrupt Flags

The IOCAFx bits located in the IOCAF register are status flags that correspond to the interrupt-on-change pins of the associated port. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCAFx bits.

12.4 Clearing Interrupt Flags

The individual status flags, (IOCAFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.


EXAMPLE 12-1: CLEARING INTERRUPT FLAGS (PORTA EXAMPLE)

MOVLW 0xff XORWF IOCAF, W ANDWF IOCAF, F

12.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCxF register will be updated prior to the first instruction executed out of Sleep.



12.6 Register Definitions: Interrupt-on-Change Control

REGISTER 12-1: IOCAP: INTERRUPT-ON-CHANGE PORTA POSITIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IOCAP<5:0>: Interrupt-on-Change PORTA Positive Edge Enable bits

1 = Interrupt-on-Change enabled on the pin for a positive going edge. IOCAFx bit and IOCIF flag will be set

upon detecting an edge.

0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 12-2: IOCAN: INTERRUPT-ON-CHANGE PORTA NEGATIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 **IOCAN<5:0>:** Interrupt-on-Change PORTA Negative Edge Enable bits

1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCAFx bit and IOCIF flag will be set upon detecting an edge.

0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 12-3: IOCAF: INTERRUPT-ON-CHANGE PORTA FLAG REGISTER

U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
_		IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared HS - Bit is set in hardware

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **IOCAF<5:0>:** Interrupt-on-Change PORTA Flag bits

1 = An enabled change was detected on the associated pin. Set when IOCAPx = 1 and a rising edge was detected on RAx, or when IOCANx = 1 and a falling edge was detected on RAx.

0 = No change was detected, or the user cleared the detected change.

TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	_	ANSA4	_	ANSA2	ANSA1	ANSA0	99
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
IOCAF	_	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	106
IOCAN	_	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	106
IOCAP	_	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	106
TRISA	_	_	TRISA5	TRISA4	—(1)	TRISA2	TRISA1	TRISA0	98

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by interrupt-on-change.

Note 1: Unimplemented, read as '1'.

13.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference (FVR) is a stable voltage reference, independent of VDD, with a nominal output level (VFVR) of 1.024V. The output of the FVR can be configured to supply a reference voltage to the following:

- · ADC input channel
- · Comparator positive input
- · Comparator negative input

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

13.1 Independent Gain Amplifier

The output of the FVR supplied to the peripherals, (listed above), is routed through a programmable gain amplifier. Each amplifier can be programmed for a gain of 1x, 2x or 4x, to produce the three possible voltage levels.

The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference Section 15.0 "Analog-to-Digital Converter (ADC) Module" for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the comparator modules. Reference Section 17.0 "Comparator Module" for additional information.

To minimize current consumption when the FVR is disabled, the FVR buffers should be turned off by clearing the Buffer Gain Selection bits.

13.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See the FVR Stabilization Period characterization graph, Figure 29-52.

FIGURE 13-1: VOLTAGE REFERENCE BLOCK DIAGRAM




TABLE 13-1: PERIPHERALS REQUIRING THE FIXED VOLTAGE REFERENCE (FVR)

Peripheral	Conditions	Description
HFINTOSC	FOSC<2:0> = 010 and IRCF<3:0> = 000x	INTOSC is active and device is not in Sleep.
	BOREN<1:0> = 11	BOR always enabled.
BOR	BOREN<1:0> = 10 and BORFS = 1	BOR disabled in Sleep mode, BOR Fast Start enabled.
	BOREN<1:0> = 01 and BORFS = 1	BOR under software control, BOR Fast Start enabled.
LDO	All PIC16F1503 devices, when VREGPM = 1 and not in Sleep	The device runs off of the Low-Power Regulator when in Sleep mode.

13.3 Register Definitions: FVR Control

REGISTER 13-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
FVREN ⁽¹⁾	FVRRDY ⁽²⁾	TSEN ⁽³⁾	TSRNG ⁽³⁾	CDAFVI	R<1:0> ⁽¹⁾	ADFVR	<1:0> ⁽¹⁾
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is clearedq = Value depends on condition

FVREN: Fixed Voltage Reference Enable bit⁽¹⁾ bit 7 1 = Fixed Voltage Reference is enabled 0 = Fixed Voltage Reference is disabled **FVRRDY:** Fixed Voltage Reference Ready Flag bit⁽²⁾ bit 6 1 = Fixed Voltage Reference output is ready for use 0 = Fixed Voltage Reference output is not ready or not enabled **TSEN:** Temperature Indicator Enable bit⁽³⁾ bit 5 1 = Temperature Indicator is enabled 0 = Temperature Indicator is disabled TSRNG: Temperature Indicator Range Selection bit (3) bit 4 1 = Vout = VDD - 4VT (High Range) 0 = Vout = VDD - 2VT (Low Range) CDAFVR<1:0>: Comparator FVR Buffer Gain Selection bits(1) bit 3-2 11 = Comparator FVR Buffer Gain is 4x, with output voltage = 4x VFVR (4.096V nominal)⁽⁴⁾ 10 = Comparator FVR Buffer Gain is 2x, with output voltage = 2x VFVR (2.048V nominal)⁽⁴⁾ 01 = Comparator FVR Buffer Gain is 1x, with output voltage = 1x VFVR (2.024V nominal) 00 = Comparator FVR Buffer is off bit 1-0 ADFVR<1:0>: ADC FVR Buffer Gain Selection bit(1) 11 = ADC FVR Buffer Gain is 4x, with output voltage = 4x VFVR (4.096V nominal)⁽⁴⁾ 10 = ADC FVR Buffer Gain is 2x, with output voltage = 2x VFVR (2.048V nominal)⁽⁴⁾ 01 = ADC FVR Buffer Gain is 1x, with output voltage = 1x VFVR (2.024V nominal) 00 = ADC FVR Buffer is off

- **Note 1:** To minimize current consumption when the FVR is disabled, the FVR buffers should be turned off by clearing the Buffer Gain Selection bits.
 - 2: FVRRDY is always '1' for the PIC16F1503 devices.
 - 3: See Section 14.0 "Temperature Indicator Module" for additional information.
 - 4: Fixed Voltage Reference output cannot exceed VDD.

TABLE 13-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	CDAFVR>1:0>		R<1:0>	110

Legend: Shaded cells are unused by the Fixed Voltage Reference module.

14.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note AN1333, "Use and Calibration of the Internal Temperature Indicator" (DS01333) for more details regarding the calibration process.

14.1 Circuit Operation

Figure 14-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 14-1 describes the output characteristics of the temperature indicator.

EQUATION 14-1: VOUT RANGES

High Range: Vout = VDD - 4VT

Low Range: Vout = VDD - 2VT


The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See Section 13.0 "Fixed Voltage Reference (FVR)" for more information.

The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for low voltage operation.

FIGURE 14-1: TEMPERATURE CIRCUIT DIAGRAM



14.2 Minimum Operating VDD

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 14-1 shows the recommended minimum VDD vs. range setting.

TABLE 14-1: RECOMMENDED VDD VS. RANGE

Min. VDD, TSRNG = 1	Min. VDD, TSRNG = 0
3.6V	1.8V

14.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital Converter. A channel is reserved for the temperature circuit output. Refer to Section 15.0 "Analog-to-Digital Converter (ADC) Module" for detailed information.

14.4 ADC Acquisition Time

To ensure accurate temperature measurements, the user must wait at least 200 μs after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200 μs between sequential conversions of the temperature indicator output.

TABLE 14-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	/R>1:0>	ADFV	R<1:0>	110

Legend: Shaded cells are unused by the temperature indicator module.

15.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE


The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive

approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair). Figure 15-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.

FIGURE 15-1: ADC BLOCK DIAGRAM



15.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- · Port configuration
- · Channel selection
- · ADC voltage reference selection
- · ADC conversion clock source
- · Interrupt control
- · Result formatting

15.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to Section 11.0 "I/O Ports" for more information.

Note: Analog voltages on any pin that is defined as a digital input may cause the input buffer to conduct excess current.

15.1.2 CHANNEL SELECTION

There are 11 channel selections available:

- AN<7:0> pins
- · Temperature Indicator
- · FVR buffer1

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay (TACQ) is required before starting the next conversion. Refer to Section 15.2.6 "ADC Conversion Procedure" for more information.

15.1.3 ADC VOLTAGE REFERENCE

The ADC module uses a positive and a negative voltage reference. The positive reference is labeled ref+ and the negative reference is labeled ref-.

The positive voltage reference (ref+) is selected by the ADPREF bits in the ADCON1 register. The positive voltage reference source can be:

- · VREF+ pin
- VDD

The negative voltage reference (ref-) source is:

Vss

15.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · FRC (internal RC oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 15-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the ADC conversion requirements in **Section 28.0 "Electrical Specifications"** for more information. Table 15-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.


TABLE 15-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

ADC Clock	Period (TAD)		Device Frequency (Fosc)							
ADC Clock Source	ADCS<2:0	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz				
Fosc/2	000	100 ns	125 ns	250 ns	500 ns	2.0 μs				
Fosc/4	100	200 ns	250 ns	500 ns	1.0 μs	4.0 μs				
Fosc/8	001	400 ns	500 ns	1.0 μs	2.0 μs	8.0 μs				
Fosc/16	101	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs				
Fosc/32	010	1.6 μs	2.0 μs	4.0 μs	8.0 µs	32.0 μs				
Fosc/64	110	3.2 μs	4.0 μs	8.0 µs	16.0 μs	64.0 μs				
FRC	x11	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs				

Legend: Shaded cells are outside of recommended range.

Note: The TAD period when using the FRC clock source can fall within a specified range, (see TAD parameter). The TAD period when using the FOSC-based clock source can be configured for a more precise TAD period. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.

FIGURE 15-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES



15.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

- **Note 1:** The ADIF bit is set at the completion of every conversion, regardless of whether or not the ADC interrupt is enabled.
 - **2:** The ADC operates during Sleep only when the FRC oscillator is selected.


This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.

15.1.6 RESULT FORMATTING

The 10-bit ADC conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 15-3 shows the two output formats.





15.2 ADC Operation

15.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note: The GO/DONE bit should not be set in the same instruction that turns on the ADC.

Refer to Section 15.2.6 "ADC Conversion Procedure".

15.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

15.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note: A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

15.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. Performing the ADC conversion during Sleep can reduce system noise. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

15.2.5 AUTO-CONVERSION TRIGGER

The auto-conversion trigger allows periodic ADC measurements without software intervention. When a rising edge of the selected source occurs, the GO/DONE bit is set by hardware.

The auto-conversion trigger source is selected with the TRIGSEL<3:0> bits of the ADCON2 register.

Using the auto-conversion trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

See Table 15-2 for auto-conversion sources.

TABLE 15-2: AUTO-CONVERSION SOURCES

Source Peripheral	Signal Name
Timer0	T0_overflow
Timer1	T1_overflow
Timer2	T2_match
Comparator C1	C1OUT_sync
Comparator C2	C2OUT_sync
CLC1	LC1_out
CLC2	LC2_out

15.2.6 ADC CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
 - Disable pin output driver (Refer to the TRIS register)
 - Configure pin as analog (Refer to the ANSEL register)
- 2. Configure the ADC module:
 - · Select ADC conversion clock
 - · Configure voltage reference
 - · Select ADC input channel
 - · Turn on ADC module
- 3. Configure ADC interrupt (optional):
 - · Clear ADC interrupt flag
 - · Enable ADC interrupt
 - · Enable peripheral interrupt
 - Enable global interrupt⁽¹⁾
- 4. Wait the required acquisition time⁽²⁾.
- Start conversion by setting the GO/DONE bit.
- Wait for ADC conversion to complete by one of the following:
 - Polling the GO/DONE bit
 - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).
 - **Note 1:** The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.
 - 2: Refer to Section 15.4 "ADC Acquisition Requirements".

EXAMPLE 15-1: ADC CONVERSION

```
; This code block configures the ADC
; for polling, Vdd and Vss references, FRC
; oscillator and ANO input.
;Conversion start & polling for completion
; are included.
BANKSEL ADCON1
MOVLW B'11110000' ; Right justify, FRC
                   ;oscillator
MOVWF
       ADCON1
                   ;Vdd and Vss Vref+
BANKSEL TRISA
BSF
       TRISA, 0 ;Set RAO to input
BANKSEL ANSEL
        ANSEL, 0 ;Set RAO to analog
BSF
BANKSEL ADCONO
        B'00000001' ;Select channel ANO
MOVLW
MOVWF
        ADCON0
                    ;Turn ADC On
CALL
        SampleTime ; Acquisiton delay
       ADCONO, ADGO ; Start conversion
BSF
BTFSC ADCON0, ADGO ; Is conversion done?
GOTO
        $-1
                 ;No, test again
BANKSEL ADRESH
MOVF
        ADRESH,W ;Read upper 2 bits
MOVWF
        RESULTHI ;store in GPR space
BANKSEL
        ADRESL
        ADRESL, W
MOVF
                   ;Read lower 8 bits
        RESULTLO ;Store in GPR space
MOVWF
```

15.3 **Register Definitions: ADC Control**

REGISTER 15-1: ADCON0: ADC CONTROL REGISTER 0

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_			CHS<4:0>			GO/DONE	ADON
bit 7							bit 0

Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n/n = Value at POR and BOR/Value at all other Resets u = Bit is unchanged x = Bit is unknown'1' = Bit is set '0' = Bit is cleared

bit 7 Unimplemented: Read as '0' bit 6-2 CHS<4:0>: Analog Channel Select bits 00000 = ANO 00001 = AN1 00010 **= AN2** 00011 = AN3 00100 = AN400101 = AN5 00110 = AN6 00111 = AN701000 = Reserved. No channel connected. 11100 = Reserved. No channel connected.

11101 = Temperature Indicator⁽¹⁾

11110 = DAC (Digital-to-Analog Converter)(3)

11111 = FVR (Fixed Voltage Reference) Buffer 1 Output(2)

bit 1 GO/DONE: ADC Conversion Status bit

> 1 = ADC conversion cycle in progress. Setting this bit starts an ADC conversion cycle. This bit is automatically cleared by hardware when the ADC conversion has completed.

0 = ADC conversion completed/not in progress

bit 0 ADON: ADC Enable bit

1 = ADC is enabled

0 = ADC is disabled and consumes no operating current

Note 1: See Section 14.0 "Temperature Indicator Module" for more information.

2: See Section 13.0 "Fixed Voltage Reference (FVR)" for more information.

3: See Section 16.0 "5-Bit Digital-to-Analog Converter (DAC) Module" for more information.

REGISTER 15-2: ADCON1: ADC CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
ADFM	ADCS<2:0>		_	_	ADPRE	F<1:0>	
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7 ADFM: ADC Result Format Select bit

- 1 = Right justified. Six Most Significant bits of ADRESH are set to '0' when the conversion result is loaded.
- 0 = Left justified. Six Least Significant bits of ADRESL are set to '0' when the conversion result is loaded.
- bit 6-4 ADCS<2:0>: ADC Conversion Clock Select bits

000 = Fosc/2

001 = Fosc/8

010 = Fosc/32

011 = FRC (clock supplied from an internal RC oscillator)

100 = Fosc/4

101 = Fosc/16

110 = Fosc/64

111 = FRC (clock supplied from an internal RC oscillator)

bit 3-2 **Unimplemented**: Read as '0'

bit 1-0 ADPREF<1:0>: ADC Positive Voltage Reference Configuration bits

00 = VRPOS is connected to VDD

01 = Reserved

10 = VRPOS is connected to external VREF+ pin⁽¹⁾

11 = Reserved

Note 1: When selecting the VREF+ pin as the source of the positive reference, be aware that a minimum voltage specification exists. See **Section 28.0 "Electrical Specifications"** for details.

REGISTER 15-3: ADCON2: ADC CONTROL REGISTER 2

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
	TRIGSEL	.<3:0> ⁽¹⁾		_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-4 TRIGSEL<3:0>: Auto-Conversion Trigger Selection bits⁽¹⁾

0000 = No auto-conversion trigger selected

0001 = Reserved

0010 = Reserved

0011 = Timer0 - T0_overflow⁽²⁾

0100 = Timer1 – T1_overflow⁽²⁾

0101 = Timer2 - T2_match

0110 = Comparator C1 – C1OUT_sync

0111 = Comparator C2 – C2OUT_sync

 $1000 = CLC1 - LC1_out$

1001 = CLC2 - LC2_out

1010 = Reserved

1011 = Reserved

1100 = Reserved

1101 = Reserved

1110 = Reserved

1111 = Reserved

bit 3-0 **Unimplemented:** Read as '0'

Note 1: This is a rising edge sensitive input for all sources.

2: Signal also sets its corresponding interrupt flag.

REGISTER 15-4: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | ADRES | S<9:2> | | | |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 **ADRES<9:2>**: ADC Result Register bits Upper eight bits of 10-bit conversion result

REGISTER 15-5: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADRES | S<1:0> | _ | _ | _ | _ | _ | _ |
| bit 7 | | | | | | | bit 0 |

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7-6 **ADRES<1:0>**: ADC Result Register bits

Lower two bits of 10-bit conversion result

bit 5-0 **Reserved**: Do not use.

REGISTER 15-6: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

R/W-x/u	R/W-x/u						
_	_	_	_	_	_	ADRES<9:8>	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared

bit 7-2 **Reserved**: Do not use.

bit 1-0 **ADRES<9:8>**: ADC Result Register bits Upper two bits of 10-bit conversion result

REGISTER 15-7: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
ADRES<7:0>									
bit 7							bit 0		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 **ADRES<7:0>**: ADC Result Register bits Lower eight bits of 10-bit conversion result

15.4 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 15-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 15-4. The maximum recommended impedance for analog sources is 10 k Ω . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 15-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 15-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 50° C and external impedance of $10k\Omega 5.0V VDD$

$$TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$$

= $TAMP + TC + TCOFF$
= $2\mu s + TC + [(Temperature - 25°C)(0.05\mu s/°C)]$

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD}$$
 ;[1] V_{CHOLD} charged to within 1/2 lsb

$$V_{APPLIED}\left(1-e^{\frac{-TC}{RC}}\right) = V_{CHOLD}$$
 ;[2] V_{CHOLD} charge response to $V_{APPLIED}$

$$V_{APPLIED}\left(1-e^{\frac{-Tc}{RC}}\right) = V_{APPLIED}\left(1-\frac{1}{(2^{n+1})-1}\right)$$
 ; combining [1] and [2]

Note: Where n = number of bits of the ADC.

Solving for TC:

$$TC = -C_{HOLD}(RIC + RSS + RS) \ln(1/2047)$$

= $-12.5pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)$
= $1.12\mu s$

Therefore:

$$TACQ = 2\mu s + 1.12\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$

= 4.37\mu s

- Note 1: The reference voltage (VRPOS) has no effect on the equation, since it cancels itself out.
 - 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
 - **3:** The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin leakage specification.

FIGURE 15-4: ANALOG INPUT MODEL




FIGURE 15-5: ADC TRANSFER FUNCTION




TABLE 15-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	_			CHS<4:0>			GO/DONE	ADON	119
ADCON1	ADFM		ADCS<2:0>		_	_	ADPRE	F<1:0>	120
ADCON2		TRIGSE	EL<3:0>		_	_	_	_	121
ADRESH	ADC Result	Register Hig	h						122, 123
ADRESL	ADC Result	ADC Result Register Low							122, 123
ANSELA	_	_	_	ANSA4	_	ANSA2	ANSA1	ANSA0	99
ANSELC	_	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0	103
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
PIE1	TMR1GIE	ADIE	_	_	SSP1IE	_	TMR2IE	TMR1IE	65
PIR1	TMR1GIF	ADIF	_	_	SSP1IF	_	TMR2IF	TMR1IF	68
TRISA	_	_	TRISA5	TRISA4	— (1)	TRISA2	TRISA1	TRISA0	98
TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	102
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	'R<1:0>	ADFVF	110	

Legend: x = unknown, y = unchanged, -x = unimplemented read as '0', y = value depends on condition. Shaded cells are not used for ADC module.

Note 1: Unimplemented, read as '1'.

16.0 5-BIT DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The positive input source (VSOURCE+) of the DAC can be connected to:

- External VREF+ pin
- VDD supply voltage

The negative input source (VSOURCE-) of the DAC can be connected to:


Vss

The output of the DAC (DACx_output) can be selected as a reference voltage to the following:

- · Comparator positive input
- · ADC input channel
- · DACxOUT1 pin
- · DACxOUT2 pin

The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the DACxCON0 register.

FIGURE 16-1: DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM



16.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the DACxCON1 register.

The DAC output voltage can be determined by using Equation 16-1.

16.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in Table 28-14.

16.3 DAC Voltage Reference Output

The unbuffered DAC voltage can be output to the DACxOUTn pin(s) by setting the respective DACOEn bit(s) of the DACxCON0 register. Selecting the DAC reference voltage for output on either DACxOUTn pin automatically overrides the digital output buffer, the weak pull-up and digital input threshold detector functions of that pin.

Reading the DACxOUTn pin when it has been configured for DAC reference voltage output will always return a '0'.

Note: The unbuffered DAC output (DACxOUTn) is not intended to drive an external load.

16.4 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DACxCON0 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

16.5 Effects of a Reset

A device Reset affects the following:

- · DACx is disabled.
- DACx output voltage is removed from the DACxOUTn pin(s).
- · The DACR<4:0> range select bits are cleared.

EQUATION 16-1: DAC OUTPUT VOLTAGE

IF DACEN = 1

$$DACx_output = \left((VSOURCE+-VSOURCE-) \times \frac{DACR[4:0]}{2^5} \right) + VSOURCE-$$

Note: See the DACxCON0 register for the available VSOURCE+ and VSOURCE- selections.

16.6 Register Definitions: DAC Control

REGISTER 16-1: DACxCON0: VOLTAGE REFERENCE CONTROL REGISTER 0

R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0	U-0
DACEN	_	DACOE1	DACOE2	_	DACPSS	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7

DACEN: DAC Enable bit

1 = DACx is enabled
0 = DACx is disabled

bit 6 Unimplemented: Read as '0'

bit 5 DACOE1: DAC Voltage Output Enable bit

1 = DACx voltage level is output on the DACxOUT1 pin

0 = DACx voltage level is disconnected from the DACxOUT1 pin

bit 4 DACOE2: DAC Voltage Output Enable bit

1 = DACx voltage level is output on the DACxOUT2 pin

0 = DACx voltage level is disconnected from the DACxOUT2 pin

bit 3 Unimplemented: Read as '0'

bit 2 DACPSS: DAC Positive Source Select bit

L = VREF+ pin) = VDD

bit 1-0 Unimplemented: Read as '0'

REGISTER 16-2: DACxCON1: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	_			DACR<4:0>		
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-5 Unimplemented: Read as '0'

bit 4-0 DACR<4:0>: DAC Voltage Output Select bits

TABLE 16-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE DAC MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
DAC1CON0	DACEN	_	DACOE1	DACOE2	_	DACPSS	_	_	129
DAC1CON1	_	_	_		129				

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used with the DAC module.

17.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:

- · Independent comparator control
- · Programmable input selection
- · Comparator output is available internally/externally
- · Programmable output polarity
- · Interrupt-on-change
- · Wake-up from Sleep
- · Programmable Speed/Power optimization
- · PWM shutdown
- · Programmable and fixed voltage reference

17.1 Comparator Overview


A single comparator is shown in Figure 17-2 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

The comparators available for this device are listed in Table 17-1.

TABLE 17-1: AVAILABLE COMPARATORS

Device	C1	C2
PIC16(L)F1503	•	•

FIGURE 17-1: COMPARATOR MODULE SIMPLIFIED BLOCK DIAGRAM



VIN+ VINOutput Note: The black areas of the output of the comparator represents the uncertainty due to input offsets and response time.

17.2 Comparator Control

Each comparator has two control registers: CMxCON0 and CMxCON1.

The CMxCON0 registers (see Register 17-1) contain Control and Status bits for the following:

- Enable
- · Output selection
- · Output polarity
- · Speed/Power selection
- · Hysteresis enable
- · Output synchronization

The CMxCON1 registers (see Register 17-2) contain Control bits for the following:

- · Interrupt enable
- · Interrupt edge polarity
- · Positive input channel selection
- · Negative input channel selection

17.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

17.2.2 COMPARATOR POSITIVE INPUT SELECTION

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- CxIN+ analog pin
- DAC1_output
- · FVR buffer2
- Vss

See Section 13.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 16.0 "5-Bit Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

17.2.3 COMPARATOR NEGATIVE INPUT SELECTION

The CxNCH<2:0> bits of the CMxCON0 register direct one of the input sources to the comparator inverting input.

Note: To use CxIN+ and CxINx- pins as analog input, the appropriate bits must be set in the ANSEL register and the corresponding TRIS bits must also be set to disable the output drivers.

17.2.4 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register. In order to make the output available for an external connection, the following conditions must be true:

- CxOE bit of the CMxCON0 register must be set
- · Corresponding TRIS bit must be cleared
- CxON bit of the CMxCON0 register must be set

The synchronous comparator output signal (CxOUT_sync) is available to the following peripheral(s):

- Configurable Logic Cell (CLC)
- Analog-to-Digital Converter (ADC)
- Timer1

The asynchronous comparator output signal (CxOUT async) is available to the following peripheral(s):

Complementary Waveform Generator (CWG)

Note 1: The CxOE bit of the CMxCON0 register overrides the PORT data latch. Setting the CxON bit of the CMxCON0 register has no impact on the port override.

2: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

17.2.5 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

Table 17-2 shows the output state versus input conditions, including polarity control.

TABLE 17-2: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVn > CxVp	0	0
CxVn < CxVp	0	1
CxVn > CxVp	1	1
CxVn < CxVp	1	0

17.2.6 COMPARATOR SPEED/POWER SELECTION

The trade-off between speed or power can be optimized during program execution with the CxSP control bit. The default state for this bit is '1' which selects the Normal-Speed mode. Device power consumption can be optimized at the cost of slower comparator propagation delay by clearing the CxSP bit to '0'.


17.3 **Analog Input Connection** Considerations

A simplified circuit for an analog input is shown in Figure 17-3. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of 10 $k\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
 - 2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.

FIGURE 17-3: ANALOG INPUT MODEL



17.4 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit of the CMxCON0 register.

See Section 28.0 "Electrical Specifications" for more information.

17.5 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 19.5 "Timer1 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

17.5.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from the Cx comparator can be synchronized with Timer1 by setting the CxSYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 17-2) and the Timer1 Block Diagram (Figure 19-1) for more information.

17.6 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- CxON, CxPOL and CxSP bits of the CMxCON0 register
- · CxIE bit of the PIE2 register
- CxINTP bit of the CMxCON1 register (for a rising edge detection)
- CxINTN bit of the CMxCON1 register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

Note:

Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the CxPOL bit of the CMxCON0 register, or by switching the comparator on or off with the CxON bit of the CMxCON0 register.

17.7 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in Section 28.0 "Electrical Specifications" for more details.

17.8 Register Definitions: Comparator Control

REGISTER 17-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	U-0	R/W-1/1	R/W-0/0	R/W-0/0
CxON	CxOUT	CxOE	CxPOL	_	CxSP	CxHYS	CxSYNC
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 **CxON:** Comparator Enable bit

1 = Comparator is enabled

0 = Comparator is disabled and consumes no active power

bit 6 **CxOUT:** Comparator Output bit

If CxPOL = 1 (inverted polarity):

1 = CxVP < CxVN0 = CxVP > CxVN

If CxPOL = 0 (non-inverted polarity):

1 = CxVP > CxVN 0 = CxVP < CxVN

bit 5 CxOE: Comparator Output Enable bit

1 = CxOUT is present on the CxOUT pin. Requires that the associated TRIS bit be cleared to actually drive the pin. Not affected by CxON.

0 = CxOUT is internal only

1 = Comparator output is inverted0 = Comparator output is not inverted

bit 3 **Unimplemented:** Read as '0'

bit 2 CxSP: Comparator Speed/Power Select bit

1 = Comparator mode in normal-power, higher speed

0 = Comparator mode in low-power, low-speed

bit 1 CxHYS: Comparator Hysteresis Enable bit

1 = Comparator hysteresis enabled

0 = Comparator hysteresis disabled

bit 0 **CxSYNC:** Comparator Output Synchronous Mode bit

1 = Comparator output to Timer1 and I/O pin is synchronous to changes on Timer1 clock source. Output updated on the falling edge of Timer1 clock source.

0 = Comparator output to Timer1 and I/O pin is asynchronous

REGISTER 17-2: CMxCON1: COMPARATOR Cx CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0 R/W-0/0		U-0	R/W-0/0	R/W-0/0 R/W-0/0	
CxINTP	CxINTN	CxPCH<1:0>		_	CxNCH<2:0>		
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 CxINTP: Comparator Interrupt on Positive Going Edge Enable bits

1 = The CxIF interrupt flag will be set upon a positive going edge of the CxOUT bit

0 = No interrupt flag will be set on a positive going edge of the CxOUT bit

bit 6 **CxINTN:** Comparator Interrupt on Negative Going Edge Enable bits

1 = The CxIF interrupt flag will be set upon a negative going edge of the CxOUT bit

0 = No interrupt flag will be set on a negative going edge of the CxOUT bit

bit 5-4 **CxPCH<1:0>:** Comparator Positive Input Channel Select bits

11 = CxVP connects to Vss

10 = CxVP connects to FVR Voltage Reference

01 = CxVP connects to DAC Voltage Reference

00 = CxVP connects to CxIN+ pin

bit 3 **Unimplemented:** Read as '0'

bit 2-0 CxNCH<2:0>: Comparator Negative Input Channel Select bits

111 = Reserved

110 = Reserved

101 = Reserved

100 = CxVN connects to FVR Voltage reference

011 = CxVN connects to CxIN3- pin

010 = CxVN connects to CxIN2- pin

001 = CxVN connects to CxIN1- pin

000 = CxVN connects to CxIN0- pin

REGISTER 17-3: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R-0/0	R-0/0
_	_	_	_	_	_	MC2OUT	MC1OUT
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-2 **Unimplemented:** Read as '0'

bit 1 MC2OUT: Mirror Copy of C2OUT bit bit 0 MC1OUT: Mirror Copy of C1OUT bit

TABLE 17-3: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	_	ANSA4	_	ANSA2	ANSA1	ANSA0	99
ANSELC	_	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0	103
CM1CON0	C10N	C1OUT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	134
CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2SP	C2HYS	C2SYNC	134
CM1CON1	C1NTP	C1INTN	C1PCI	H<1:0>	1		C1NCH<2:0>	•	135
CM2CON1	C2NTP	C2INTN	C2PCI	H<1:0>	-		C2NCH<2:0>	•	135
CMOUT	-	_	_	_	_	_	MC2OUT	MC10UT	135
DAC1CON0	DACEN	1	DACOE1	DACOE2	1	DACPSS	_	_	129
DAC1CON1	1	1	_			DACR<4:0>			129
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	'R<1:0>	ADFVF	R<1:0>	110
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
PIE2	_	C2IE	C1IE	_	BCL1IE	NCO1IE	_	_	66
PIR2	-	C2IF	C1IF	_	BCL1IF	NCO1IF	_	_	69
PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	98
PORTC	_		RC5	RC4	RC3	RC2	RC1	RC0	102
LATA		1	LATA5	LATA4	-	LATA2	LATA1	LATA0	99
LATC	_	_	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	102
TRISA	_	_	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	98
TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	102

Legend: — = unimplemented location, read as '0'. Shaded cells are unused by the comparator module.

Note 1: Unimplemented, read as '1'.

18.0 TIMERO MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 3-bit prescaler (independent of Watchdog Timer)
- · Programmable internal or external clock source
- · Programmable external clock edge selection
- · Interrupt on overflow
- · TMR0 can be used to gate Timer1

Figure 18-1 is a block diagram of the Timer0 module.

18.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

18.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-bit Timer mode is selected by clearing the TMR0CS bit of the OPTION_REG register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note: The value written to the TMR0 register can be adjusted, in order to account for the two instruction cycle delay when TMR0 is written.


18.1.2 8-BIT COUNTER MODE

In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin.

8-Bit Counter mode using the T0CKI pin is selected by setting the TMR0CS bit in the OPTION_REG register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION_REG register.

FIGURE 18-1: TIMERO BLOCK DIAGRAM



18.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION_REG register.

Note: The Watchdog Timer (WDT) uses its own independent prescaler.

There are 8 prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION_REG register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION REG register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

18.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note: The Timer0 interrupt cannot wake the processor from Sleep since the timer is frozen during Sleep.

18.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in Section 28.0 "Electrical Specifications".

18.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

18.2 Register Definitions: Option Register

REGISTER 18-1: OPTION_REG: OPTION REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| WPUEN | INTEDG | TMR0CS | TMR0SE | PSA | | PS<2:0> | |
| bit 7 | | | | | | | bit 0 |

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7 **WPUEN:** Weak Pull-Up Enable bit

1 = All weak pull-ups are disabled (except Mi

1 = All weak pull-ups are disabled (except MCLR, if it is enabled) 0 = Weak pull-ups are enabled by individual WPUx latch values

bit 6 **INTEDG:** Interrupt Edge Select bit 1 = Interrupt on rising edge of INT pin

0 = Interrupt on falling edge of INT pinTMR0CS: Timer0 Clock Source Select bit

1 = Transition on T0CKI pin

0 = Internal instruction cycle clock (Fosc/4)

bit 4 TMR0SE: Timer0 Source Edge Select bit

1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin

bit 3 **PSA:** Prescaler Assignment bit

bit 5

1 = Prescaler is not assigned to the Timer0 module0 = Prescaler is assigned to the Timer0 module

bit 2-0 **PS<2:0>:** Prescaler Rate Select bits

Bit Value Timer0 Rate 1:2 000 001 1:4 010 1:8 011 1:16 1:32 100 101 1:64 110 1:128 1:256 111

TABLE 18-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMERO

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON2		TRIGSI	EL<3:0>		_	_	_	_	121
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		139
TMR0	Holding Register for the 8-bit Timer0 Count			137*					
TRISA	_	_	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	98

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

Page provides register information.

Note 1: Unimplemented, read as '1'.

19.0 TIMER1 MODULE WITH GATE CONTROL


The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- · Programmable internal or external clock source
- · 2-bit prescaler
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow

- Wake-up on overflow (external clock, Asynchronous mode only)
- ADC Auto-Conversion Trigger(s)
- · Selectable Gate Source Polarity
- · Gate Toggle mode
- · Gate Single-Pulse mode
- · Gate Value Status
- · Gate Event Interrupt

Figure 19-1 is a block diagram of the Timer1 module.





19.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 19-1 displays the Timer1 enable selections.

TABLE 19-1: TIMER1 ENABLE SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

19.2 Clock Source Selection

The TMR1CS<1:0> bits of the T1CON register are used to select the clock source for Timer1. Table 19-2 displays the clock source selections.

19.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous sources may be used:

- Asynchronous event on the T1G pin to Timer1 gate
- · C1 or C2 comparator input to Timer1 gate

19.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI. The external clock source can be synchronized to the microcontroller system clock or it can run asynchronously.

Note:

In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:

- · Timer1 enabled after POR
- · Write to TMR1H or TMR1L
- · Timer1 is disabled
- Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

TABLE 19-2: CLOCK SOURCE SELECTIONS

TMR1CS<1:0>	Clock Source		
11	LFINTOSC		
10	External Clocking on T1CKI Pin		
01	System Clock (Fosc)		
0.0	Instruction Clock (Fosc/4)		

19.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

19.4 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 19.4.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	When switching from synchronous to
	asynchronous operation, it is possible to
	skip an increment. When switching from
	asynchronous to synchronous operation,
	it is possible to produce an additional
	increment.

19.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

19.5 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 gate can also be driven by multiple selectable sources.

19.5.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register. When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 19-3 for timing details.

TABLE 19-3: TIMER1 GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
↑	0	0	Counts
↑	0	1	Holds Count
↑	1	0	Holds Count
↑	1	1	Counts

19.5.2 TIMER1 GATE SOURCE SELECTION

Timer1 gate source selections are shown in Table 19-4. Source selection is controlled by the T1GSS<1:0> bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 19-4: TIMER1 GATE SOURCES

	T1GSS	Timer1 Gate Source		
İ	00	Timer1 Gate pin (T1G)		
	01	Overflow of Timer0 (T0_overflow) (TMR0 increments from FFh to 00h)		
ĺ	10	Comparator 1 Output (C1OUT_sync) ⁽¹⁾		
	11	Comparator 2 Output (C2OUT_sync) ⁽¹⁾		

Note 1: Optionally synchronized comparator output.

19.5.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 gate control. It can be used to supply an external source to the Timer1 gate circuitry.

19.5.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-tohigh pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

19.5.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 19-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note: Enabling Toggle mode at the same time as changing the gate polarity may result in indeterminate operation.

19.5.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software. See Figure 19-5 for timing details.

If the Single Pulse Gate mode is disabled by clearing the T1GSPM bit in the T1GCON register, the T1GGO/DONE bit should also be cleared.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 gate source to be measured. See Figure 19-6 for timing details.

19.5.5 TIMER1 GATE VALUE STATUS

When Timer1 Gate Value Status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

19.5.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 Gate Event Interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

19.6 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- · TMR1ON bit of the T1CON register
- · TMR1IE bit of the PIE1 register
- · PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

19.7 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- · PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured


The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine.

Timer1 oscillator will continue to operate in Sleep regardless of the T1SYNC bit setting.

19.7.1 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see **Section 11.1 "Alternate Pin Function"** for more information.

FIGURE 19-2: TIMER1 INCREMENTING EDGE



Note 1: Arrows indicate counter increments.

2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.









FIGURE 19-4: TIMER1 GATE TOGGLE MODE







19.8 Register Definitions: Timer1 Control

REGISTER 19-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u	U-0	R/W-0/u
TMR1C	S<1:0>	T1CKP	PS<1:0>	_	T1SYNC	_	TMR10N
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7-6 TMR1CS<1:0>: Timer1 Clock Source Select bits

11 = Timer1 clock source is LFINTOSC

10 = Timer1 clock source is T1CKI pin (on the rising edge)

01 = Timer1 clock source is system clock (Fosc)00 = Timer1 clock source is instruction clock (Fosc/4)

bit 5-4 T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits

11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value

bit 3 **Unimplemented:** Read as '0'

bit 2 TISYNC: Timer1 Synchronization Control bit

1 = Do not synchronize asynchronous clock input

0 = Synchronize asynchronous clock input with system clock (Fosc)

bit 1 Unimplemented: Read as '0' bit 0 TMR1ON: Timer1 On bit

1 = Enables Timer1

0 = Stops Timer1 and clears Timer1 gate flip-flop

REGISTER 19-2: T1GCON: TIMER1 GATE CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	S<1:0>
bit 7					_		bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HC = Bit is cleared by hardware

bit 7 TMR1GE: Timer1 Gate Enable bit

If TMR1ON = 0: This bit is ignored If TMR1ON = 1:

1 = Timer1 counting is controlled by the Timer1 gate function

0 = Timer1 counts regardless of Timer1 gate function

bit 6 T1GPOL: Timer1 Gate Polarity bit

1 = Timer1 gate is active-high (Timer1 counts when gate is high)

0 = Timer1 gate is active-low (Timer1 counts when gate is low)

bit 5 T1GTM: Timer1 Gate Toggle Mode bit

1 = Timer1 Gate Toggle mode is enabled

0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared

Timer1 gate flip-flop toggles on every rising edge.

bit 4 T1GSPM: Timer1 Gate Single-Pulse Mode bit

1 = Timer1 gate Single-Pulse mode is enabled and is controlling Timer1 gate

0 = Timer1 gate Single-Pulse mode is disabled

bit 3 T1GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit

1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge

0 = Timer1 gate single-pulse acquisition has completed or has not been started

bit 2 T1GVAL: Timer1 Gate Value Status bit

Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L.

Unaffected by Timer1 Gate Enable (TMR1GE).

bit 1-0 T1GSS<1:0>: Timer1 Gate Source Select bits

11 = Comparator 2 optionally synchronized output (C2OUT_sync)

10 = Comparator 1 optionally synchronized output (C1OUT_sync)

01 = Timer0 overflow output (T0_overflow)

00 = Timer1 gate pin (T1G)

TABLE 19-5: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	1	1	ANSA4	_	ANSA2	ANSA1	ANSA0	99
APFCON	_	_	SDOSEL	SSSEL	T1GSEL	_	CLC1SEL	NCO1SEL	96
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
PIE1	TMR1GIE	ADIE	_	_	SSP1IE	_	TMR2IE	TMR1IE	65
PIR1	TMR1GIF	ADIF	1	1	SSP1IF	1	TMR2IF	TMR1IF	68
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Count					144*			
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Count						144*		
TRISA	_	_	TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0	98
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	_	T1SYNC	_	TMR10N	148
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	S<1:0>	149

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: Unimplemented, read as '1'.

Page provides register information.

20.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- · Interrupt on TMR2 match with PR2

See Figure 20-1 for a block diagram of Timer2.

FIGURE 20-1: TIMER2 BLOCK DIAGRAM





FIGURE 20-2: TIMER2 TIMING DIAGRAM



20.1 Timer2 Operation

The clock input to the Timer2 module is the system instruction clock (Fosc/4).

TMR2 increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, T2CKPS<1:0> of the T2CON register. The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see Section 20.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, whereas the PR2 register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- · a write to the TMR2 register
- · a write to the T2CON register
- Power-On Reset (POR)
- · Brown-Out Reset (BOR)
- MCLR Reset
- · Watchdog Timer (WDT) Reset
- · Stack Overflow Reset
- · Stack Underflow Reset
- RESET Instruction

Note: TMR2 is not cleared when T2CON is written.

20.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (T2_match) provides the input for the 4-bit counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF of the PIR1 register. The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE of the PIE1 register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0>, of the T2CON register.


20.3 Timer2 Output

The output of TMR2 is T2_match. T2_match is available to the following peripherals:

- Configurable Logic Cell (CLC)
- Master Synchronous Serial Port (MSSP)
- Numerically Controlled Oscillator (NCO)
- · Pulse Width Modulator (PWM)

The T2_match signal is synchronous with the system clock. Figure 20-3 shows two examples of the timing of the T2_match signal relative to Fosc and prescale value, T2CKPS<1:0>. The upper diagram illustrates 1:1 prescale timing and the lower diagram, 1:X prescale timing.

FIGURE 20-3: T2_MATCH TIMING DIAGRAM



20.4 Timer2 Operation During Sleep

Timer2 cannot be operated while the processor is in Sleep mode. The contents of the TMR2 and PR2 registers will remain unchanged while the processor is in Sleep mode.

20.5 Register Definitions: Timer2 Control

REGISTER 20-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	T2OUTPS<3:0>				TMR2ON	T2CKPS<1:0>	
bit 7				bit 0			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 Unimplemented: Read as '0'

bit 6-3 T2OUTPS<3:0>: Timer2 Output Postscaler Select bits

0000 = 1:1 Postscaler 0001 = 1:2 Postscaler 0010 = 1:3 Postscaler 0011 = 1:4 Postscaler 0100 = 1:5 Postscaler 0101 = 1:6 Postscaler 0110 = 1:7 Postscaler 0111 = 1:8 Postscaler 1000 = 1:9 Postscaler

1000 = 1:10 Postscaler 1010 = 1:11 Postscaler 1011 = 1:12 Postscaler 1100 = 1:13 Postscaler 1101 = 1:14 Postscaler

1110 = 1:15 Postscaler 1111 = 1:16 Postscaler

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on0 = Timer2 is off

bit 1-0 T2CKPS<1:0>: Timer2 Clock Prescale Select bits

00 = Prescaler is 1 01 = Prescaler is 4 10 = Prescaler is 16 11 = Prescaler is 64

TABLE 20-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
PIE1	TMR1GIE	ADIE	_	_	SSP1IE	_	TMR2IE	TMR1IE	65
PIR1	TMR1GIF	ADIF	_	_	SSP1IF	_	TMR2IF	TMR1IF	65
PR2	Timer2 Module Period Register						151*		
T2CON	_	T2OUTPS<3:0> TMR2ON T2CKPS<1:0>					153		
TMR2	Holding Reg	ister for the 8	-bit TMR2 Co	unt					151*

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

Page provides register information.

21.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

21.1 MSSP Module Overview

The Master Synchronous Serial Port (MSSPx) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSPx module can operate in one of two modes:


- · Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C[™])

The SPI interface supports the following modes and features:

- · Master mode
- · Slave mode
- · Clock Parity
- Slave Select Synchronization (Slave mode only)
- · Daisy-chain connection of slave devices

Figure 21-1 is a block diagram of the SPI interface module.

FIGURE 21-1: MSSP BLOCK DIAGRAM (SPI MODE)




The I²C interface supports the following modes and features:

- · Master mode
- · Slave mode
- · Byte NACKing (Slave mode)
- · Limited Multi-master support
- · 7-bit and 10-bit addressing
- · Start and Stop interrupts
- · Interrupt masking
- · Clock stretching
- · Bus collision detection
- · General call address matching
- · Address masking
- · Address Hold and Data Hold modes
- · Selectable SDAx hold times


Figure 21-2 is a block diagram of the I²C interface module in Master mode. Figure 21-3 is a diagram of the I²C interface module in Slave mode.

- ote 1: In devices with more than one MSSP module, it is very important to pay close attention to SSPxCONx register names. SSPxCON1 and SSPxCON2 registers control different operational aspects of the same module, while SSPxCON1 and SSP2CON1 control the same features for two different modules.
 - 2: Throughout this section, generic references to an MSSPx module in any of its operating modes may be interpreted as being equally applicable to MSSPx or MSSP2. Register names, module I/O signals, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module when required.

FIGURE 21-2: MSSPX BLOCK DIAGRAM (I²C™ MASTER MODE)







21.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a Chip Select known as Slave Select.

The SPI bus specifies four signal connections:

- Serial Clock (SCKx)
- Serial Data Out (SDOx)
- Serial Data In (SDIx)
- Slave Select (SSx)

Figure 21-1 shows the block diagram of the MSSP module when operating in SPI mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 21-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 21-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on its SDOx output pin which is connected to, and received by, the slave's SDIx input pin. The slave device transmits information out on its SDOx output pin, which is connected to, and received by, the master's SDIx input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from its shift register. The slave device reads this bit from that same line and saves it into the LSb position of its shift register. During each SPI clock cycle, a full-duplex data transmission occurs. This means that while the master device is sending out the MSb from its shift register (on its SDOx pin) and the slave device is reading this bit and saving it as the LSb of its shift register, that the slave device is also sending out the MSb from its shift register (on its SDOx pin) and the master device is reading this bit and saving it as the LSb of its shift register.

After eight bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.

Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data
- Master sends useful data and slave sends useful data
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own.




FIGURE 21-4: SPI MASTER AND MULTIPLE SLAVE CONNECTION

21.2.1 SPI MODE REGISTERS

The MSSP module has five registers for SPI mode operation. These are:

- MSSP STATUS register (SSPxSTAT)
- · MSSP Control Register 1 (SSPxCON1)
- MSSP Control Register 3 (SSPxCON3)
- MSSP Data Buffer register (SSPxBUF)
- · MSSP Address register (SSPxADD)
- MSSP Shift register (SSPxSR) (Not directly accessible)

SSPxCON1 and SSPxSTAT are the control and STATUS registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower six bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

In SPI master mode, SSPxADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in **Section 21.7 "Baud Rate Generator"**.

SSPxSR is the shift register used for shifting data in and out. SSPxBUF provides indirect access to the SSPxSR register. SSPxBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPxSR and SSPxBUF together create a buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

21.2.2 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCKx is the clock output)
- Slave mode (SCKx is the clock input)
- Clock Polarity (Idle state of SCKx)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCKx)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

To enable the serial port, SSP Enable bit, SSPEN of the SSPxCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPxCONx registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDIx must have corresponding TRIS bit set
- · SDOx must have corresponding TRIS bit cleared
- SCKx (Master mode) must have corresponding TRIS bit cleared
- SCKx (Slave mode) must have corresponding TRIS bit set
- SSx must have corresponding TRIS bit set


Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

The MSSP consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full Detect bit, BF of the SSPxSTAT register, and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL of the SSPxCON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSPxBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF of the SSPxSTAT register, indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

The SSPxSR is not directly readable or writable and can only be accessed by addressing the SSPxBUF register. Additionally, the SSPxSTAT register indicates the various Status conditions.

FIGURE 21-5: SPI MASTER/SLAVE CONNECTION



21.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx line. The master determines when the slave (Processor 2, Figure 21-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set).


The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register. This then, would give waveforms for SPI communication as shown in Figure 21-6, Figure 21-8, Figure 21-9 and Figure 21-10, where the MSb is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- Timer2 output/2
- Fosc/(4 * (SSPxADD + 1))

Figure 21-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.





21.2.4 SPI SLAVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCKx. When the last bit is latched, the SSPxIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCKx pin. The Idle state is determined by the CKP bit of the SSPxCON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCKx pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. The shift register is clocked from the SCKx pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake-up from Sleep.

21.2.4.1 Daisy-Chain Configuration

The SPI bus can sometimes be connected in a daisy-chain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisy-chain feature only requires a single Slave Select line from the master device.

Figure 21-7 shows the block diagram of a typical daisy-chain connection when operating in SPI mode.

In a daisy-chain configuration, only the most recent byte on the bus is required by the slave. Setting the BOEN bit of the SSPxCON3 register will enable writes to the SSPxBUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

21.2.5 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.

The SSx pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SSx} pin control enabled (SSPxCON1<3:0> = 0100).


When the \overline{SSx} pin is low, transmission and reception are enabled and the SDOx pin is driven.

When the SSx pin goes high, the SDOx pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.


- Note 1: When the SPI is in Slave mode with SSx pin control enabled (SSPxCON1<3:0> = 0100), the SPI module will reset if the SSx pin is set to VDD.
 - 2: When the SPI is used in Slave mode with CKE set; the user must enable SSx pin control.
 - **3:** While operated in SPI Slave mode the SMP bit of the SSPxSTAT register must remain clear.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SSx pin to a high level or clearing the SSPEN bit.

FIGURE 21-7: SPI DAISY-CHAIN CONNECTION













FIGURE 21-10: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



21.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSP clock is much faster than the system clock.

In Slave mode, when MSSP interrupts are enabled, after the master completes sending data, an MSSP interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSP interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

TABLE 21-1: SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	_	ANSA4	_	ANSA2	ANSA1	ANSA0	99
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
PIE1	TMR1GIE	ADIE	1	1	SSP1IE	_	TMR2IE	TMR1IE	65
PIR1	TMR1GIF	ADIF	_	_	SSP1IF	_	TMR2IF	TMR1IF	68
SSP1BUF	Synchronous	s Serial Port F	Receive Buffe	r/Transmit Re	egister				158*
SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSPM	<3:0>		205
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	207
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	203
TRISA	_		TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	98
TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	102

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the MSSP in SPI mode.

Note 1: Unimplemented, read as '1'.

^{*} Page provides register information.

21.3 I²C MODE OVERVIEW

The Inter-Integrated Circuit Bus (I²C) is a multi-master serial data communication bus. Devices communicate in a master/slave environment where the master devices initiate the communication. A slave device is controlled through addressing.

The I²C bus specifies two signal connections:

- · Serial Clock (SCLx)
- Serial Data (SDAx)

Figure 21-2 and Figure 21-3 show the block diagrams of the MSSP module when operating in I²C mode.

Both the SCLx and SDAx connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 21-11 shows a typical connection between two processors configured as master and slave devices.

The I²C bus can operate with one or more master devices and one or more slave devices.

There are four potential modes of operation for a given device:


- Master Transmit mode (master is transmitting data to a slave)
- Master Receive mode (master is receiving data from a slave)
- Slave Transmit mode (slave is transmitting data to a master)
- Slave Receive mode (slave is receiving data from the master)

To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device.

If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mode and the slave continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDAx line while the SCLx line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

FIGURE 21-11: I²C MASTER/ SLAVE CONNECTION



The Acknowledge bit (ACK) is an active-low signal, which holds the SDAx line low to indicate to the transmitter that the slave device has received the transmitted data and is ready to receive more.

The transition of a data bit is always performed while the SCLx line is held low. Transitions that occur while the SCLx line is held high are used to indicate Start and Stop bits.

If the master intends to write to the slave, then it repeatedly sends out a byte of data, with the slave responding after each byte with an \overline{ACK} bit. In this example, the master device is in Master Transmit mode and the slave is in Slave Receive mode.

If the master intends to read from the slave, then it repeatedly receives a byte of data from the slave, and responds after each byte with an \overline{ACK} bit. In this example, the master device is in Master Receive mode and the slave is Slave Transmit mode.

On the last byte of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it sends the Stop bit in place of the last \overline{ACK} bit. A Stop bit is indicated by a low-to-high transition of the SDAx line while the SCLx line is held high.

In some cases, the master may want to maintain control of the bus and re-initiate another transmission. If so, the master device may send another Start bit in place of the Stop bit or last ACK bit when it is in receive mode.

The I²C bus specifies three message protocols;

- Single message where a master writes data to a slave
- Single message where a master reads data from a slave.
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves.

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCLx line, is called clock stretching. Clock stretching gives slave devices a mechanism to control the flow of data. When this detection is used on the SDAx line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

21.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed slave device may hold the SCLx clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCLx line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCLx connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

21.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDAx data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels do not match, loses arbitration, and must stop transmitting on the SDAx line.

For example, if one transmitter holds the SDAx line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDAx line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDAx line. If this transmitter is also a master device, it also must stop driving the SCLx line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDAx line continues with its original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message.

Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common

If two master devices are sending a message to two different slave devices at the address stage, the master sending the lower slave address always wins arbitration. When two master devices send messages to the same slave address, and addresses can sometimes refer to multiple slaves, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-master support.

21.4 I²C MODE OPERATION

All MSSP I^2C communication is byte oriented and shifted out MSb first. Six SFR registers and two interrupt flags interface the module with the PIC® microcontroller and user software. Two pins, SDAx and SCLx, are exercised by the module to communicate with other external I^2C devices.

21.4.1 BYTE FORMAT

All communication in I²C is done in 9-bit segments. A byte is sent from a master to a slave or vice-versa, followed by an Acknowledge bit sent back. After the eighth falling edge of the SCLx line, the device outputting data on the SDAx changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCLx, is provided by the master. Data is valid to change while the SCLx signal is low, and sampled on the rising edge of the clock. Changes on the SDAx line while the SCLx line is high define special conditions on the bus, explained below.

21.4.2 DEFINITION OF I²C TERMINOLOGY

There is language and terminology in the description of I²C communication that have definitions specific to I²C. That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Philips I²CTM specification.

21.4.3 SDAX AND SCLX PINS

Selection of any I²C mode with the SSPEN bit set, forces the SCLx and SDAx pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

Note: Data is tied to output zero when an I²C mode is enabled.

21.4.4 SDAX HOLD TIME

The hold time of the SDAx pin is selected by the SDAHT bit of the SSPxCON3 register. Hold time is the time SDAx is held valid after the falling edge of SCLx. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

TABLE 21-2: I²C BUS TERMS

IADLE 21-2.	I C BUS IERIVIS
TERM	Description
Transmitter	The device which shifts data out onto the bus.
Receiver	The device which shifts data in from the bus.
Master	The device that initiates a transfer, generates clock signals and terminates a transfer.
Slave	The device addressed by the master.
Multi-master	A bus with more than one device that can initiate data transfers.
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.
Idle	No master is controlling the bus, and both SDAx and SCLx lines are high.
Active	Any time one or more master devices are controlling the bus.
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSPxADD.
Write Request	Slave receives a matching address with R/W bit clear, and is ready to clock in data.
Read Request	Master sends an address byte with the R/W bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus hold SCLx low to stall communication.
Bus Collision	Any time the SDAx line is sampled low by the module while it is outputting and expected high state.

21.4.5 START CONDITION

The I²C specification defines a Start condition as a transition of SDAx from a high to a low state while SCLx line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an Active state. Figure 21-12 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDAx line low before asserting it low. This does not conform to the I²C Specification that states no bus collision can occur on a Start.

21.4.6 STOP CONDITION

A Stop condition is a transition of the SDAx line from low-to-high state while the SCLx line is high.

Note: At least one SCLx low time must appear before a Stop is valid, therefore, if the SDAx line goes low then high again while the SCLx line stays high, only the Start condition is detected.

21.4.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave. Figure 21-13 shows the wave form for a Restart condition.

In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the R/\overline{W} bit set. The slave logic will then hold the clock and prepare to clock out data.

After a full match with R/\overline{W} clear in 10-bit mode, a prior match flag is set and maintained. Until a Stop condition, a high address with R/\overline{W} clear, or high address match fails.

21.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPxCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.







FIGURE 21-13: I²C RESTART CONDITION



21.4.9 ACKNOWLEDGE SEQUENCE

The ninth SCLx pulse for any transferred byte in I^2C is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDAx line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDAx line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an \overline{ACK} is placed in the ACKSTAT bit of the SSPxCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPxCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPxCON3 register are clear.

There are certain conditions where an \overline{ACK} will not be sent by the slave. If the BF bit of the SSPxSTAT register or the SSPOV bit of the SSPxCON1 register are set when a byte is received.

When the module is addressed, after the eighth falling edge of SCLx on the bus, the ACKTIM bit of the SSPxCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

21.5 I²C Slave Mode Operation

The MSSP Slave mode operates in one of four modes selected in the SSPM bits of SSPxCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operate the same as the other modes with SSPxIF additionally getting set upon detection of a Start, Restart, or Stop condition.

21.5.1 SLAVE MODE ADDRESSES

The SSPxADD register (Register 21-6) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPxBUF register and an interrupt is generated. If the value does not match, the module goes idle and no indication is given to the software that anything happened.

The SSP Mask register (Register 21-5) affects the address matching process. See **Section 21.5.9** "SSPx Mask Register" for more information.

21.5.1.1 I²C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

21.5.1.2 I²C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSbs of the 10-bit address and stored in bits 2 and 1 of the SSPxADD register.

After the acknowledge of the high byte the UA bit is set and SCLx is held low until the user updates SSPxADD with the low address. The low address byte is clocked in and all eight bits are compared to the low address value in SSPxADD. Even if there is not an address match; SSPxIF and UA are set, and SCLx is held low until SSPxADD is updated to receive a high byte again. When SSPxADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

21.5.2 SLAVE RECEPTION

When the R/\overline{W} bit of a matching received address byte is clear, the R/\overline{W} bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSPxSTAT register is set, or bit SSPOV of the SSPxCON1 register is set. The BOEN bit of the SSPxCON3 register modifies this operation. For more information see Register 21-4.

An MSSP interrupt is generated for each transferred data byte. Flag bit, SSPxIF, must be cleared by software

When the SEN bit of the SSPxCON2 register is set, SCLx will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPxCON1 register, except sometimes in 10-bit mode. See Section 21.2.3 "SPI Master Mode" for more detail.

21.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSP module configured as an I^2C slave in 7-bit Addressing mode. Figure 21-14 and Figure 21-15 are used as visual references for this description.

This is a step by step process of what typically must be done to accomplish I²C communication.

- Start bit detected.
- S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/\overline{W} bit clear is received.
- The slave pulls SDAx low sending an ACK to the master, and sets SSPxIF bit.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCLx line.
- 8. The master clocks out a data byte.
- Slave drives SDAx low sending an ACK to the master, and sets SSPxIF bit.
- 10. Software clears SSPxIF.
- 11. Software reads the received byte from SSPxBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the Master.
- Master sends Stop condition, setting P bit of SSPxSTAT, and the bus goes idle.

21.5.2.2 7-bit Reception with AHEN and DHEN


Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the eighth falling edge of SCLx. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus™ that was not present on previous versions of this module.


This list describes the steps that need to be taken by slave software to use these options for I²C communication. Figure 21-16 displays a module using both address and data holding. Figure 21-17 includes the operation with the SEN bit of the SSPxCON2 register set


- S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPxIF is set and CKP cleared after the eighth falling edge of SCLx.
- 3. Slave clears the SSPxIF.
- Slave can look at the ACKTIM bit of the SSPxCON3 register to determine if the SSPxIF was after or before the ACK.
- 5. Slave reads the address value from SSPxBUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSPxIF is set after an \overline{ACK} , not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSPxIF.


Note: SSPxIF is still set after the ninth falling edge of SCLx even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSPxIF not set

- 11. SSPxIF set and CKP cleared after eighth falling edge of SCLx for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPxCON3 to determine the source of the interrupt.
- Slave reads the received data from SSPxBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an \overline{ACK} = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSPSTAT register.









21.5.3 SLAVE TRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an \overline{ACK} pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCLx pin is held low (see **Section 21.5.6** "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then the SCLx pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCLx input pulse. This \overline{ACK} value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not \overline{ACK}), then the data transfer is complete. In this case, when the not \overline{ACK} is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDAx line was low (\overline{ACK}), the next transmit data must be loaded into the SSPxBUF register. Again, the SCLx pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.


21.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDAx line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCLxIF bit of the PIRx register is set. Once a bus collision is detected, the slave goes idle and waits to be addressed again. User software can use the BCLxIF bit to handle a slave bus collision.

21.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 21-18 can be used as a reference to this list.

- Master sends a Start condition on SDAx and SCLx.
- S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/W bit set is received by the slave setting SSPxIF bit.
- Slave hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- Software reads the received address from SSPxBUF, clearing BF.
- 7. R/W is set so CKP was automatically cleared after the ACK.
- The slave software loads the transmit data into SSPxBUF.
- CKP bit is set releasing SCLx, allowing the master to clock the data out of the slave.
- 10. SSPxIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
 - **Note 1:** If the master $\overline{\mathsf{ACK}}$ s the clock will be stretched.
 - 2: ACKSTAT is the only bit updated on the rising edge of SCLx (ninth) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not \overline{ACK} ; the clock is not held, but SSPxIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.



21.5.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSPxCON3 register enables additional clock stretching and interrupt generation after the eighth falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSPxIF interrupt is set.


Figure 21-19 displays a standard waveform of a 7-bit Address Slave Transmission with AHEN enabled.

- 1. Bus starts idle.
- Master sends Start condition; the S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Master sends matching address with R/W bit set. After the eighth falling edge of the SCLx line the CKP bit is cleared and SSPxIF interrupt is generated.
- 4. Slave software clears SSPxIF.
- Slave software reads ACKTIM bit of SSPxCON3 register, and R/W and D/A of the SSPxSTAT register to determine the source of the interrupt.
- Slave reads the address value from the SSPxBUF register clearing the BF bit.
- Slave software decides from this information if it wishes to ACK or not ACK and sets the ACKDT bit of the SSPxCON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCLx.
- 9. Master clocks in the ACK value from the slave.
- Slave hardware automatically clears the CKP bit and sets SSPxIF after the ACK if the R/W bit is set.
- 11. Slave software clears SSPxIF.
- 12. Slave loads value to transmit to the master into SSPxBUF setting the BF bit.

Note: $\frac{\text{SSPxBUF}}{\text{ACK}}$ cannot be loaded until after the

- 13. Slave sets the CKP bit, releasing the clock.
- 14. Master clocks out the data from the slave and sends an ACK value on the ninth SCLx pulse.
- Slave hardware copies the ACK value into the ACKSTAT bit of the SSPxCON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not \overline{ACK} the slave releases the bus allowing the master to send a Stop and end the communication.

Note: Master must send a not ACK on the last byte to ensure that the slave releases the SCLx line to receive a Stop.



21.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSP module configured as an I²C slave in 10-bit Addressing mode.

Figure 21-20 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish I²C communication.

- 1. Bus starts idle.
- Master sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Master sends matching high address with R/\overline{W} bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- Slave loads low address into SSPxADD, releasing SCLx.
- Master sends matching low address byte to the slave; UA bit is set.

Note: Updates to the SSPxADD register are not allowed until after the ACK sequence.

Slave sends ACK and SSPxIF is set.


Note: If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.


- 10. Slave clears SSPxIF.
- Slave reads the received matching address from SSPxBUF clearing BF.
- 12. Slave loads high address into SSPxADD.
- Master clocks a data byte to the slave and clocks out the slaves ACK on the ninth SCLx pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- Slave reads the received byte from SSPxBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCI x.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.


21.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCLx line is held low are the same. Figure 21-21 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 21-22 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.







21.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCLx line low, effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCLx.

The CKP bit of the SSPxCON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. Setting CKP will release SCLx and allow more communication.

21.5.6.1 Normal Clock Stretching

Following an \overline{ACK} if the R/W bit of SSPxSTAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSPxBUF with data to transfer to the master. If the SEN bit of SSPxCON2 is set, the slave hardware will always stretch the clock after the \overline{ACK} sequence. Once the slave is ready, CKP is set by software and communication resumes.

- Note 1: The BF bit has no effect on if the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSPxBUF was read before the ninth falling edge of SCLx.
 - 2: Previous versions of the module did not stretch the clock for a transmission if SSPxBUF was loaded before the ninth falling edge of SCLx. It is now always cleared for read requests.

21.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCLx is stretched without CKP being cleared. SCLx is released immediately after a write to SSPxADD.

Note: Previous versions of the module did not stretch the clock if the second address byte did not match.

21.5.6.3 Byte NACKing


When the AHEN bit of SSPxCON3 is set; CKP is cleared by hardware after the eighth falling edge of SCLx for a received matching address byte. When the DHEN bit of SSPxCON3 is set, CKP is cleared after the eighth falling edge of SCLx for received data.

Stretching after the eighth falling edge of SCLx allows the slave to look at the received address or data and decide if it wants to ACK the received data.

21.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I^2 C master device has already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I^2 C bus have released SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 21-23).

FIGURE 21-23: CLOCK SYNCHRONIZATION TIMING



21.5.8 GENERAL CALL ADDRESS SUPPORT


The addressing procedure for the I²C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is a reserved address in the I^2C protocol, defined as address 0x00. When the GCEN bit of the SSPxCON2 register is set, the slave module will automatically \overline{ACK} the reception of this address regardless of the value stored in SSPxADD. After the slave clocks in an address of all zeros with the R/\overline{W} bit clear, an interrupt is generated and slave software can read SSPxBUF and respond. Figure 21-24 shows a General Call reception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit of the SSPxCON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the eighth falling edge of SCLx. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.





21.5.9 SSPx MASK REGISTER

An SSPx Mask (SSPxMSK) register (Register 21-5) is available in I²C Slave mode as a mask for the value held in the SSPxSR register during an address comparison operation. A zero ('0') bit in the SSPxMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSPx operation until written with a mask value.

The SSPx Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0>
 only. The SSPx mask has no effect during the
 reception of the first (high) byte of the address.

21.6 I²C MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in the SSPxCON1 register and by setting the SSPEN bit. In Master mode, the SDAx and SCKx pins must be configured as inputs. The MSSP peripheral hardware will override the output driver TRIS controls when necessary to drive the pins low

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSPx module is disabled. Control of the I²C bus may be taken when the P bit is set, or the bus is idle.

In Firmware Controlled Master mode, user code conducts all I²C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDAx and SCLx lines.

The following events will cause the SSPx Interrupt Flag bit, SSPxIF, to be set (SSPx interrupt, if enabled):

- · Start condition detected
- · Stop condition detected
- · Data transfer byte transmitted/received
- · Acknowledge transmitted/received
- Repeated Start generated
 - Note 1: The MSSPx module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur
 - 2: When in Master mode, Start/Stop detection is masked and an interrupt is generated when the SEN/PEN bit is cleared and the generation is complete.

21.6.1 I²C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx, while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (seven bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.


In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (seven bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received eight bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCLx. See Section 21.7 "Baud Rate Generator" for more detail.

21.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 21-25).





21.6.3 WCOL STATUS FLAG

If the user writes the SSPxBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPxBUF was attempted while the module was not idle.

Note: Because queuing of events is not allowed, writing to the lower five bits of SSPxCON2 is disabled until the Start condition is complete.


21.6.4 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition (Figure 21-26), the user sets the Start Enable bit, SEN bit of the SSPxCON2 register. If the SDAx and SCLx pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and starts its count. If SCLx and SDAx are both sampled high when the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCLx is high is the Start condition and causes the S bit of the SSPxSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPxCON2 register will be automatically cleared

by hardware; the Baud Rate Generator is suspended, leaving the SDAx line held low and the Start condition is complete.

- Note 1: If at the beginning of the Start condition, the SDAx and SCLx pins are already sampled low, or if during the Start condition, the SCLx line is sampled low before the SDAx line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.
 - **2:** The Philips I²C Specification states that a bus collision cannot occur on a Start.

FIGURE 21-26: FIRST START BIT TIMING



21.6.5 I²C MASTER MODE REPEATED START CONDITION TIMING


A Repeated Start condition (Figure 21-27) occurs when the RSEN bit of the SSPxCON2 register is programmed high and the master state machine is no longer active. When the RSEN bit is set, the SCLx pin is asserted low. When the SCLx pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDAx pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDAx is sampled high, the SCLx pin will be deasserted (brought high). When SCLx is sampled high, the Baud Rate Generator is reloaded and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin (SDAx = 0) for one TBRG while SCLx is high. SCLx is asserted low. Following this, the RSEN bit of the SSPxCON2 register will be

automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDAx pin held low. As soon as a Start condition is detected on the SDAx and SCLx pins, the S bit of the SSPxSTAT register will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.

- **2:** A bus collision during the Repeated Start condition occurs if:
 - SDAx is sampled low when SCLx goes from low-to-high.
 - SCLx goes low before SDAx is asserted low. This may indicate that another master is attempting to transmit a data '1'.

FIGURE 21-27: REPEAT START CONDITION WAVEFORM



21.6.6 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDAx pin after the falling edge of SCLx is asserted. SCLx is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCLx is released high. When the SCLx pin is released high, it is held that way for TBRG. The data on the SDAx pin must remain stable for that duration and some hold time after the next falling edge of SCLx. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDAx. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of \overline{ACK} is written into the ACKSTAT bit on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCLx low and SDAx unchanged (Figure 21-28).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCLx until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDAx pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDAx pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPxCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCLx low and allowing SDAx to float.

21.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPxSTAT register is set when the CPU writes to SSPxBUF and is cleared when all eight bits are shifted out.

21.6.6.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).


WCOL must be cleared by software before the next transmission.

21.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPxCON2 register is cleared when the slave has sent an Acknowledge (\overline{ACK} = 0) and is set when the slave does not Acknowledge (\overline{ACK} = 1). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

21.6.6.4 Typical transmit sequence:

- The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. The MSSPx module will wait the required start time before any other operation takes place.
- The user loads the SSPxBUF with the slave address to transmit.
- Address is shifted out the SDAx pin until all eight bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- 7. The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSPx module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- The user loads the SSPxBUF with eight bits of data.
- Data is shifted out the SDAx pin until all eight bits are transmitted.
- 11. The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPxCON2 register. Interrupt is generated once the Stop/Restart condition is complete.



21.6.7 I²C MASTER MODE RECEPTION

Master mode reception (Figure 21-29) is enabled by programming the Receive Enable bit, RCEN bit of the SSPxCON2 register.

Note: The MSSPx module must be in an Idle state before the RCEN bit is set or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCLx pin changes (high-to-low/low-to-high) and data is shifted into the SSPxSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPxSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCLx low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSPxCON2 register.

21.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPxSR. It is cleared when the SSPxBUF register is read.

21.6.7.2 SSPOV Status Flag


In receive operation, the SSPOV bit is set when eight bits are received into the SSPxSR and the BF flag bit is already set from a previous reception.

21.6.7.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPxSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

21.6.7.4 Typical Receive Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- User writes SSPxBUF with the slave address to transmit and the R/W bit set.
- Address is shifted out the SDAx pin until all eight bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- 6. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 8. User sets the RCEN bit of the SSPxCON2 register and the master clocks in a byte from the slave.
- After the eighth falling edge of SCLx, SSPxIF and BF are set.
- 10. Master clears SSPxIF and reads the received byte from SSPxBUF, clears BF.
- Master sets ACK value sent to slave in ACKDT bit of the SSPxCON2 register and initiates the ACK by setting the ACKEN bit.
- Masters ACK is clocked out to the slave and SSPxIF is set.
- 13. User clears SSPxIF.
- 14. Steps 8-13 are repeated for each received byte from the slave.
- 15. Master sends a not $\overline{\mathsf{ACK}}$ or Stop to end communication.



21.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSPxCON2 register. When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 21-30).

21.6.8.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

21.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSPxCON2 register. At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCLx pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the P bit of the SSPxSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 21-31).

21.6.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

FIGURE 21-30: ACKNOWLEDGE SEQUENCE WAVEFORM





FIGURE 21-31: STOP CONDITION RECEIVE OR TRANSMIT MODE



21.6.10 SLEEP OPERATION

While in Sleep mode, the I²C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

21.6.11 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

21.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit of the SSPxSTAT register is set, or the bus is idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In Multi-Master mode, the SDAx line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCLxIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- · Data Transfer
- · A Start Condition
- · A Repeated Start Condition
- · An Acknowledge Condition

21.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx, by letting SDAx float high and another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLxIF and reset the I²C port to its Idle state (Figure 21-32).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDAx and SCLx lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I^2 C bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDAx and SCLx lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDAx and SCLx pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is idle and the S and P bits are cleared.

FIGURE 21-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



21.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- SDA or SCL are sampled low at the beginning of the Start condition (Figure 21-33).
- SCL is sampled low before SDAx is asserted low (Figure 21-34).

During a Start condition, both the SDAx and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- · the Start condition is aborted,
- · the BCL1IF flag is set and
- the MSSP module is reset to its Idle state (Figure 21-33).

The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 21-35). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note:

The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.

FIGURE 21-33: BUS COLLISION DURING START CONDITION (SDAX ONLY)




FIGURE 21-34: BUS COLLISION DURING START CONDITION (SCLX = 0)





FIGURE 21-35: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



21.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- A low level is sampled on SDAx when SCLx goes from low level to high level (Case 1).
- b) SCLx goes low before SDAx is asserted low, indicating that another master is attempting to transmit a data '1' (Case 2).

When the user releases SDAx and the pin is allowed to float high, the BRG is loaded with SSPxADD and counts down to zero. The SCLx pin is then deasserted and when sampled high, the SDAx pin is sampled.

If SDAx is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 21-36). If SDAx is sampled high, the BRG is reloaded and begins counting. If SDAx goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDAx at exactly the same time.

If SCLx goes from high-to-low before the BRG times out and SDAx has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 21-37.

If, at the end of the BRG time-out, both SCLx and SDAx are still high, the SDAx pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCLx pin, the SCLx pin is driven low and the Repeated Start condition is complete.

FIGURE 21-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)





FIGURE 21-37: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



21.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out (Case 1).
- b) After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high (Case 2).

The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD and counts down to 0. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 21-38). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 21-39).

FIGURE 21-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)




FIGURE 21-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)




TABLE 21-3: SUMMARY OF REGISTERS ASSOCIATED WITH I²C™ OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64	
PIE1	TMR1GIE	ADIE	_	-	SSP1IE	_	TMR2IE	TMR1IE	65	
PIE2	_	C2IE	C1IE	-	BCL1IE	NCO1IE	_	_	66	
PIR1	TMR1GIF	ADIF	_	1	SSP1IF	_	TMR2IF	TMR1IF	68	
PIR2	_	C2IF	C1IF	_	BCL1IF	NCO1IF	_	_	69	
TRISA	_	_	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	98	
SSP1ADD				ADD<	7:0>				208	
SSP1BUF	MSSP Rece	ive Buffer/Tra	nsmit Registe	r					158*	
SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSPM	<3:0>		205	
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	206	
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	207	
SSP1MSK	SK MSK<7:0>									
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	203	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the MSSP module in I^2C^{TM} mode.

Note 1: Unimplemented, read as '1'.

^{*} Page provides register information.

21.7 BAUD RATE GENERATOR

The MSSP module has a Baud Rate Generator available for clock generation in both I^2C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPxADD register (Register 21-6). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 21-40 triggers the value from SSPxADD to be loaded into the BRG counter. This occurs twice for each oscillation of the


module clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSP is being operated in.

Table 21-4 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD.

EQUATION 21-1:

$$FCLOCK = \frac{FOSC}{(SSPxADD + 1)(4)}$$

FIGURE 21-40: BAUD RATE GENERATOR BLOCK DIAGRAM



Note: Values of 0x00, 0x01 and 0x02 are not valid for SSPxADD when used as a Baud Rate Generator for I²C. This is an implementation limitation.

TABLE 21-4: MSSP CLOCK RATE W/BRG

Fosc	FcY	BRG Value	FCLOCK (Two Rollovers of BRG)	
16 MHz	4 MHz	09h	400 kHz	
16 MHz	4 MHz	0Ch	308 kHz	
16 MHz	4 MHz	27h	100 kHz	
4 MHz	1 MHz	09h	100 kHz	

Note: Refer to the I/O port electrical and timing specifications in Table 28-8 and Figure 28-7 to ensure the system is designed to support the I/O timing requirements.

21.8 Register Definitions: MSSP Control

REGISTER 21-1: SSPxSTAT: SSP STATUS REGISTER

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
SMP	CKE	D/ A	Р	S	R/W	UA	BF
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n/n = Value at POR and BOR/Value at all other Resets u = Bit is unchanged x = Bit is unknown

'1' = Bit is set '0' = Bit is cleared

bit 7 SMP: SPI Data Input Sample bit

SPI Master mode:

1 = Input data sampled at end of data output time

0 = Input data sampled at middle of data output time

SPI Slave mode:

SMP must be cleared when SPI is used in Slave mode

In I²C Master or Slave mode: 1 = Slew rate control disabled 0 = Slew rate control enabled

bit 6 **CKE:** SPI Clock Edge Select bit (SPI mode only)

In SPI Master or Slave mode:

1 = Transmit occurs on transition from active to Idle clock state

0 = Transmit occurs on transition from Idle to active clock state

In I²C[™] mode only:

1 = Enable input logic so that thresholds are compliant with SMBus specification

0 = Disable SMBus specific inputs

D/A: Data/Address bit (I²C mode only) bit 5

> 1 = Indicates that the last byte received or transmitted was data 0 = Indicates that the last byte received or transmitted was address

bit 4

(I²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)

1 = Indicates that a Stop bit has been detected last (this bit is '0' on Reset)

0 = Stop bit was not detected last

bit 3

(I²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)

1 = Indicates that a Start bit has been detected last (this bit is '0' on Reset)

0 = Start bit was not detected last

R/W: Read/Write bit information (I²C mode only) bit 2

This bit holds the R/\overline{W} bit information following the last address match. This bit is only valid from the address match

to the next Start bit, Stop bit, or not ACK bit.

In I²C Slave mode:

1 = Read

0 = Write

In I²C Master mode:

1 = Transmit is in progress

0 = Transmit is not in progress

OR-ing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in Idle mode.

UA: Update Address bit (10-bit I²C mode only) bit 1

1 = Indicates that the user needs to update the address in the SSPxADD register

0 = Address does not need to be updated

REGISTER 21-1: SSPxSTAT: SSP STATUS REGISTER (CONTINUED)

bit 0 **BF:** Buffer Full Status bit

Receive (SPI and I²C modes):

1 = Receive complete, SSPxBUF is full

0 = Receive not complete, SSPxBUF is empty

Transmit (I²C mode only):

1 = Data transmit in progress (does not include the ACK and Stop bits), SSPxBUF is full 0 = Data transmit complete (does not include the ACK and Stop bits), SSPxBUF is empty

REGISTER 21-2: SSPxCON1: SSP CONTROL REGISTER 1

R/C/HS-0/0	R/C/HS-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
WCOL	SSPOV ⁽¹⁾	SSPEN	CKP	SSPM<3:0>			
bit 7							bit 0

Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets HS = Bit is set by hardware '1' = Bit is set '0' = Bit is cleared C = User cleared

bit 7 WCOL: Write Collision Detect bit

Master mode:

1 = A write to the SSPxBUF register was attempted while the I²C conditions were not valid for a transmission to be started

n = No collision

Slave mode:

1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software)

0 = No collision

SSPOV: Receive Overflow Indicator bit(1) bit 6

In SPI mode:

A new byte is received while the SSPxBUF register is still holding the previous data. In case of overflow, the data in SSPxSR is lost. Overflow can only occur in Slave mode. In Slave mode, the user must read the SSPxBUF, even if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPxBUF register (must be cleared in software).

No overflow

In 12C mode:

1 = A byte is received while the SSPxBUF register is still holding the previous byte. SSPOV is a "don't care" in Transmit mode

No overflow

bit 5 SSPEN: Synchronous Serial Port Enable bit

In both modes, when enabled, these pins must be properly configured as input or output

In SPI mode:

1 = Enables serial port and configures SCKx, SDOx, SDIx and SSx as the source of the serial port pins⁽²⁾

Disables serial port and configures these pins as I/O port pins

Enables the serial port and configures the SDAx and SCLx pins as the source of the serial port pins⁽³⁾

0 = Disables serial port and configures these pins as I/O port pins

bit 4 CKP: Clock Polarity Select bit

In SPI mode:
1 = Idle state for clock is a high level

0 = Idle state for clock is a low level

In I2C Slave mode:

1 = Enable clock

0 = Holds clock low (clock stretch). (Used to ensure data setup time.)

In I²C Master mode: Unused in this mode

bit 3-0 SSPM<3:0>: Synchronous Serial Port Mode Select bits

0000 = SPI Master mode, clock = Fosc/4

0001 = SPI Master mode, clock = Fosc/16

0010 = SPI Master mode, clock = Fosc/64

0011 = SPI Master mode, clock = T2 match/2

0100 = SPI Slave mode, clock = SCKx pin, SS pin control enabled

0101 = SPI Slave mode, clock = SCKx pin, SS pin control disabled, SSx can be used as I/O pin

 $0110 = I^2C$ Slave mode, 7-bit address

 $0111 = I^2C$ Slave mode, 10-bit address

 $1000 = I^2C$ Master mode, clock = Fosc/(4 * (SSPxADD+1))⁽⁴⁾

1001 = Reserved

1010 = SPI Master mode, clock = Fosc/(4 * (SSPxADD+1))(5)

1011 = I²C firmware controlled Master mode (Slave idle)

1100 = Reserved

1101 = Reserved

1110 = I²C Slave mode, 7-bit address with Start and Stop bit interrupts enabled

1111 = I²C Slave mode, 10-bit address with Start and Stop bit interrupts enabled

Note 1: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPxBUF register.

- 2: When enabled, these pins must be properly configured as input or output.
- When enabled, the SDAx and SCLx pins must be configured as inputs. 3:
- 4: SSPxADD values of 0, 1 or 2 are not supported for I²C mode
- SSPxADD value of '0' is not supported. Use SSPM = 0000 instead. 5:

REGISTER 21-3: SSPxCON2: SSP CONTROL REGISTER 2⁽¹⁾

R/W-0/0	R-0/0	R/W-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/W/HS-0/0
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared HC = Cleared by hardware S = User set

bit 7 **GCEN:** General Call Enable bit (in I²C Slave mode only)

1 = Enable interrupt when a general call address (0x00 or 00h) is received in the SSPxSR

0 = General call address disabled

bit 6 **ACKSTAT:** Acknowledge Status bit (in I²C mode only)

1 = Acknowledge was not received0 = Acknowledge was received

bit 5 **ACKDT:** Acknowledge Data bit (in I²C mode only)

In Receive mode:

Value transmitted when the user initiates an Acknowledge sequence at the end of a receive

1 = Not Acknowledge0 = Acknowledge

bit 4 ACKEN: Acknowledge Sequence Enable bit (in I²C Master mode only)

In Master Receive mode:

1 = Initiate Acknowledge sequence on SDAx and SCLx pins, and transmit ACKDT data bit. Automatically cleared by hardware.

0 = Acknowledge sequence idle

bit 3 **RCEN:** Receive Enable bit (in I²C Master mode only)

1 = Enables Receive mode for I²C

0 = Receive idle

bit 2 **PEN:** Stop Condition Enable bit (in I²C Master mode only)

SCKx Release Control:

1 = Initiate Stop condition on SDAx and SCLx pins. Automatically cleared by hardware.

0 = Stop condition idle

bit 1 **RSEN**: Repeated Start Condition Enable bit (in I²C Master mode only)

1 = Initiate Repeated Start condition on SDAx and SCLx pins. Automatically cleared by hardware.

0 = Repeated Start condition idle

bit 0 SEN: Start Condition Enable/Stretch Enable bit

In Master mode:

1 = Initiate Start condition on SDAx and SCLx pins. Automatically cleared by hardware.

0 = Start condition idle

In Slave mode:

1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled)

0 = Clock stretching is disabled

Note 1: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

REGISTER 21-4: SSPxCON3: SSP CONTROL REGISTER 3

R-0/0	R/W-0/0						
ACKTIM ⁽³⁾	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 ACKTIM: Acknowledge Time Status bit (I²C mode only)⁽³⁾

1 = Indicates the I²C bus is in an Acknowledge sequence, set on eighth falling edge of SCLx clock

0 = Not an Acknowledge sequence, cleared on ninth rising edge of SCLx clock

bit 6 **PCIE**: Stop Condition Interrupt Enable bit (I²C mode only)

1 = Enable interrupt on detection of Stop condition

Stop detection interrupts are disabled⁽²⁾

bit 5 SCIE: Start Condition Interrupt Enable bit (I²C mode only)

1 = Enable interrupt on detection of Start or Restart conditions

0 = Start detection interrupts are disabled⁽²⁾

bit 4 **BOEN:** Buffer Overwrite Enable bit

In SPI Slave mode: (1)

1 = SSPxBUF updates every time that a new data byte is shifted in ignoring the BF bit

0 = If new byte is received with BF bit of the SSPxSTAT register already set, SSPOV bit of the SSPxCON1 register is set, and the buffer is not updated

In I²C Master mode:

This bit is ignored.

In I²C Slave mode:

- 1 = SSPxBUF is updated and \overline{ACK} is generated for a received address/data byte, ignoring the state of the SSPOV bit only if the BF bit = 0.
- 0 = SSPxBUF is only updated when SSPOV is clear
- bit 3 SDAHT: SDAx Hold Time Selection bit (I²C mode only)
 - 1 = Minimum of 300 ns hold time on SDAx after the falling edge of SCLx
 - 0 = Minimum of 100 ns hold time on SDAx after the falling edge of SCLx
- bit 2 SBCDE: Slave Mode Bus Collision Detect Enable bit (I²C Slave mode only)

If on the rising edge of SCLx, SDAx is sampled low when the module is outputting a high state, the BCLxIF bit of the PIR2 register is set, and bus goes idle

- 1 = Enable slave bus collision interrupts
- 0 = Slave bus collision interrupts are disabled
- bit 1 AHEN: Address Hold Enable bit (I²C Slave mode only)
 - 1 = Following the eighth falling edge of SCLx for a matching received address byte, CKP bit of the SSPxCON1 register will be cleared and the SCLx will be held low.
 - 0 = Address holding is disabled
- bit 0 **DHEN:** Data Hold Enable bit (I²C Slave mode only)
 - 1 = Following the eighth falling edge of SCLx for a received data byte, slave hardware clears the CKP bit of the SSPxCON1 register and SCLx is held low.
 - 0 = Data holding is disabled
- **Note 1:** For daisy-chained SPI operation, allows the user to ignore all but the last received byte. SSPOV is still set when a new byte is received and BF = 1, but hardware continues to write the most recent byte to SSPxBUF.
 - 2: This bit has no effect in Slave modes that Start and Stop condition detection is explicitly listed as enabled.
 - 3: The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

REGISTER 21-5: SSPxMSK: SSP MASK REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
	MSK<7:0>								
bit 7 bit 0									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-1 **MSK<7:1>:** Mask bits

1 = The received address bit n is compared to SSPxADD<n> to detect I²C address match

0 = The received address bit n is not used to detect I²C address match

bit 0 MSK<0>: Mask bit for I²C Slave mode, 10-bit Address

 I^2C Slave mode, 10-bit address (SSPM<3:0> = 0111 or 1111):

1 = The received address bit 0 is compared to SSPxADD<0> to detect I²C address match

0 = The received address bit 0 is not used to detect I²C address match

I²C Slave mode, 7-bit address, the bit is ignored

REGISTER 21-6: SSPxADD: MSSP ADDRESS AND BAUD RATE REGISTER (I²C MODE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ADD<7:0>							
bit 7							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

Master mode:

bit 7-0 ADD<7:0>: Baud Rate Clock Divider bits

SCLx pin clock period = ((ADD<7:0> + 1) *4)/Fosc

10-Bit Slave mode - Most Significant Address Byte:

bit 7-3 Not used: Unused for Most Significant Address Byte. Bit state of this register is a "don't care". Bit pat-

tern sent by master is fixed by I²C specification and must be equal to '11110'. However, those bits are

compared by hardware and are not affected by the value in this register.

bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address

bit 0 **Not used:** Unused in this mode. Bit state is a "don't care".

10-Bit Slave mode - Least Significant Address Byte:

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

7-Bit Slave mode:

bit 7-1 **ADD<7:1>:** 7-bit address

bit 0 **Not used:** Unused in this mode. Bit state is a "don't care".

22.0 PULSE WIDTH MODULATION (PWM) MODULE


The PWM module generates a Pulse-Width Modulated signal determined by the duty cycle, period, and resolution that are configured by the following registers:

- PR2
- T2CON
- PWMxDCH
- PWMxDCL
- PWMxCON

Figure 22-1 shows a simplified block diagram of PWM operation.

For a step-by-step procedure on how to set up this module for PWM operation, refer to Section 22.1.9 "Setup for PWM Operation using PWMx Pins".

FIGURE 22-1: SIMPLIFIED PWM BLOCK DIAGRAM



Note 1: 8-bit timer is concatenated with two bits generated by Fosc or two bits of the internal prescaler to create 10-bit time-base.

22.1 PWMx Pin Configuration

All PWM outputs are multiplexed with the PORT data latch. The user must configure the pins as outputs by clearing the associated TRIS bits.

Note: Clearing the PWMxOE bit will relinquish control of the PWMx pin.

22.1.1 FUNDAMENTAL OPERATION

The PWM module produces a 10-bit resolution output. Timer2 and PR2 set the period of the PWM. The PWMxDCL and PWMxDCH registers configure the duty cycle. The period is common to all PWM modules, whereas the duty cycle is independently controlled.

Note: The Timer2 postscaler is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

All PWM outputs associated with Timer2 are set when TMR2 is cleared. Each PWMx is cleared when TMR2 is equal to the value specified in the corresponding PWMxDCH (8 MSb) and PWMxDCL<7:6> (2 LSb) registers. When the value is greater than or equal to PR2, the PWM output is never cleared (100% duty cycle).

Note: The PWMxDCH and PWMxDCL registers are double buffered. The buffers are updated when Timer2 matches PR2. Care should be taken to update both registers before the timer match occurs.

22.1.2 PWM OUTPUT POLARITY

The output polarity is inverted by setting the PWMxPOL bit of the PWMxCON register.

22.1.3 PWM PERIOD

The PWM period is specified by the PR2 register of Timer2. The PWM period can be calculated using the formula of Equation 22-1.

EQUATION 22-1: PWM PERIOD

 $PWM \ Period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet$ $(TMR2 \ Prescale \ Value)$

Note: Tosc = 1/Fosc

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- · TMR2 is cleared
- The PWM output is active. (Exception: When the PWM duty cycle = 0%, the PWM output will remain inactive.)
- The PWMxDCH and PWMxDCL register values are latched into the buffers.

Note: The Timer2 postscaler has no effect on the PWM operation.

22.1.4 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to the PWMxDCH and PWMxDCL register pair. The PWMxDCH register contains the eight MSbs and the PWMxDCL<7:6>, the two LSbs. The PWMxDCH and PWMxDCL registers can be written to at any time.

Equation 22-2 is used to calculate the PWM pulse width.

Equation 22-3 is used to calculate the PWM duty cycle ratio.

EQUATION 22-2: PULSE WIDTH

Pulse Width = (PWMxDCH:PWMxDCL<7:6>) •

Tosc • (TMR2 Prescale Value)

Note: Tosc = 1/Fosc


EQUATION 22-3: DUTY CYCLE RATIO

Duty Cycle Ratio = $\frac{(PWMxDCH:PWMxDCL<7:6>)}{4(PR2+1)}$

The 8-bit timer TMR2 register is concatenated with the two Least Significant bits of 1/Fosc, adjusted by the Timer2 prescaler to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

Figure 22-2 shows a waveform of the PWM signal when the duty cycle is set for the smallest possible pulse.

FIGURE 22-2: PWM OUTPUT



22.1.5 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is ten bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 22-4.

EQUATION 22-4: PWM RESOLUTION

Resolution =
$$\frac{log[4(PR2+1)]}{log(2)}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

TABLE 22-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	0.31 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale	64	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 22-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	0.31 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale	64	4	1	1	1	1
PR2 Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

22.1.6 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the PWMx pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

22.1.7 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency (Fosc). Any changes in the system clock frequency will result in changes to the PWM frequency. Refer to **Section 5.0 "Oscillator Module**" for additional details.

22.1.8 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the PWM registers to their Reset states.

22.1.9 SETUP FOR PWM OPERATION USING PWMx PINS

The following steps should be taken when configuring the module for PWM operation using the PWMx pins:

- Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
- 2. Clear the PWMxCON register.
- Load the PR2 register with the PWM period value
- Clear the PWMxDCH register and bits <7:6> of the PWMxDCL register.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIR1 register. See note below.
 - Configure the T2CKPS bits of the T2CON register with the Timer2 prescale value.
 - Enable Timer2 by setting the TMR2ON bit of the T2CON register.
- Enable PWM output pin and wait until Timer2 overflows, TMR2IF bit of the PIR1 register is set. See note below.
- 7. Enable the PWMx pin output driver(s) by clearing the associated TRIS bit(s) and setting the PWMxOE bit of the PWMxCON register.
- 8. Configure the PWM module by loading the PWMxCON register with the appropriate values.
 - Note 1: In order to send a complete duty cycle and period on the first PWM output, the above steps must be followed in the order given. If it is not critical to start with a complete PWM signal, then move Step 8 to replace Step 4.
 - **2:** For operation with other peripherals only, disable PWMx pin outputs.

22.2 Register Definitions: PWM Control

REGISTER 22-1: PWMxCON: PWM CONTROL REGISTER

R/W-0/0	R/W-0/0	R-0/0	R/W-0/0	U-0	U-0	U-0	U-0
PWMxEN	PWMxOE	PWMxOUT	PWMxPOL	_	_	_	_
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 PWMxEN: PWM Module Enable bit 1 = PWM module is enabled 0 = PWM module is disabled bit 6 PWMxOE: PWM Module Output Enable bit 1 = Output to PWMx pin is enabled 0 = Output to PWMx pin is disabled bit 5 PWMxOUT: PWM Module Output Value bit bit 4 PWMxPOL: PWMx Output Polarity Select bit 1 = PWM output is active low 0 = PWM output is active high bit 3-0 Unimplemented: Read as '0'

REGISTER 22-2: PWMxDCH: PWM DUTY CYCLE HIGH BITS

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
PWMxDCH<7:0>								
bit 7 bit 0								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 **PWMxDCH<7:0>:** PWM Duty Cycle Most Significant bits

These bits are the MSbs of the PWM duty cycle. The two LSbs are found in the PWMxDCL register.

REGISTER 22-3: PWMxDCL: PWM DUTY CYCLE LOW BITS

R/W-x/u	R/W-x/u	U-0	U-0	U-0	U-0	U-0	U-0
PWMxDCL<7:6>		_	_	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 **PWMxDCL<7:6>:** PWM Duty Cycle Least Significant bits

These bits are the LSbs of the PWM duty cycle. The MSbs are found in the PWMxDCH register.

bit 5-0 **Unimplemented:** Read as '0'

TABLE 22-3: SUMMARY OF REGISTERS ASSOCIATED WITH PWM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
PR2	Timer2 module Period Register									
PWM1CON	PWM1EN	PWM10E	PWM1OUT	PWM1POL	_	_	_	_	213	
PWM1DCH				PWM1D0	CH<7:0>				214	
PWM1DCL	PWM1D	CL<7:6>	_	_	_	_	_	_	214	
PWM2CON	PWM2EN	PWM2OE	PWM2OUT	PWM2POL	_	_	_	_	213	
PWM2DCH	PWM2DCH<7:0>								214	
PWM2DCL	PWM2D	CL<7:6>	_	_	_	_	_	_	214	
PWM3CON	PWM3EN	PWM3OE	PWM3OUT	PWM3POL	_	_	_	_	213	
PWM3DCH	PWM3DCH<7:0>									
PWM3DCL	PWM3D	CL<7:6>	_	_	_	_	_	_	214	
PWM4CON	PWM4EN	PWM4OE	PWM4OUT	PWM4POL	_	_	_	_	213	
PWM4DCH	PWM4DCH<7:0>								214	
PWM4DCL	PWM4D	CL<7:6>	_	_	_	_	_	_	214	
T2CON	— T20UTPS<3:0> TMR20N T2CKPS<1:0>							153		
TMR2	Timer2 module Register									
TRISA	_	_	TRISA5	TRISA4	—(1)	TRISA2	TRISA1	TRISA0	98	
TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	102	

 $\begin{tabular}{ll} \textbf{Legend:} & - = \textbf{Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the PWM.} \\ \end{tabular}$

Page provides register information.

Note 1: Unimplemented, read as '1'.

23.0 CONFIGURABLE LOGIC CELL (CLC)

The Configurable Logic Cell (CLCx) provides programmable logic that operates outside the speed limitations of software execution. The logic cell takes up to 16 input signals, and through the use of configurable gates, reduces the 16 inputs to four logic lines that drive one of eight selectable single-output logic functions.

Input sources are a combination of the following:

- I/O pins
- · Internal clocks
- · Peripherals
- · Register bits


The output can be directed internally to peripherals and to an output pin.

Refer to Figure 23-1 for a simplified diagram showing signal flow through the CLCx.

Possible configurations include:

- · Combinatorial Logic
 - AND
 - NAND
 - AND-OR
 - AND-OR-INVERT
 - OR-XOR
 - OR-XNOR
- Latches
 - S-R
 - Clocked D with Set and Reset
 - Transparent D with Set and Reset
 - Clocked J-K with Reset

FIGURE 23-1: CONFIGURABLE LOGIC CELL BLOCK DIAGRAM



23.1 CLCx Setup

Programming the CLCx module is performed by configuring the four stages in the logic signal flow. The four stages are:

- · Data selection
- · Data gating
- · Logic function selection
- · Output polarity

Each stage is setup at run time by writing to the corresponding CLCx Special Function Registers. This has the added advantage of permitting logic reconfiguration on-the-fly during program execution.

23.1.1 DATA SELECTION

There are 16 signals available as inputs to the configurable logic. Four 8-input multiplexers are used to select the inputs to pass on to the next stage. The 16 inputs to the multiplexers are arranged in groups of four. Each group is available to two of the four multiplexers, in

each case, paired with a different group. This arrangement makes possible selection of up to two from a group without precluding a selection from another group.

Data selection is through four multiplexers as indicated on the left side of Figure 23-2. Data inputs in the figure are identified by a generic numbered input name.

Table 23-1 correlates the generic input name to the actual signal for each CLC module. The columns labeled lcxd1 through lcxd4 indicate the MUX output for the selected data input. D1S through D4S are abbreviations for the MUX select input codes: LCxD1S<2:0> through LCxD4S<2:0>, respectively. Selecting a data input in a column excludes all other inputs in that column.

Data inputs are selected with CLCxSEL0 and CLCxSEL1 registers (Register 23-3 and Register 23-5, respectively).

Note: Data selections are undefined at power-up.

TABLE 23-1: CLCx DATA INPUT SELECTION

_						
Data Input	lcxd1 D1S	lcxd2 D2S	lcxd3 D3S	lcxd4 D4S	CLC 1	CLC 2
LCx_in[0]	000	_	_	100	CLC1IN0	CLC2IN0
LCx_in[1]	001	_	_	101	CLC1IN1	CLC2IN1
LCx_in[2]	010	_	_	110	C1OUT_sync	C1OUT_sync
LCx_in[3]	011	_	_	111	C2OUT_sync	C2OUT_sync
LCx_in[4]	100	000	_	_	Fosc	Fosc
LCx_in[5]	101	001	_	_	T0_overflow	T0_overflow
LCx_in[6]	110	010	_	_	T1_overflow	T1_overflow
LCx_in[7]	111	011	_	_	T2_match	T2_match
LCx_in[8]	_	100	000	_	LC1_out	LC1_out
LCx_in[9]	_	101	001	_	LC2_out	LC2_out
LCx_in[10]	_	110	010	_	Reserved	Reserved
LCx_in[11]	_	111	011	_	Reserved	Reserved
LCx_in[12]	_	_	100	000	NCO1_out	LFINTOSC
LCx_in[13]	_	_	101	001	HFINTOSC	FRC
LCx_in[14]			110	010	PWM3_out	PWM1_out
LCx_in[15]	_	_	111	011	PWM4_out	PWM2_out

23.1.2 DATA GATING

Outputs from the input multiplexers are directed to the desired logic function input through the data gating stage. Each data gate can direct any combination of the four selected inputs.

Note: Data gating is undefined at power-up.

The gate stage is more than just signal direction. The gate can be configured to direct each input signal as inverted or non-inverted data. Directed signals are ANDed together in each gate. The output of each gate can be inverted before going on to the logic function stage.

The gating is in essence a 1-to-4 input AND/NAND/OR/NOR gate. When every input is inverted and the output is inverted, the gate is an OR of all enabled data inputs. When the inputs and output are not inverted, the gate is an AND or all enabled inputs.

Table 23-2 summarizes the basic logic that can be obtained in gate 1 by using the gate logic select bits. The table shows the logic of four input variables, but each gate can be configured to use less than four. If no inputs are selected, the output will be zero or one, depending on the gate output polarity bit.

TABLE 23-2: DATA GATING LOGIC

CLCxGLS0	LCxG1POL	Gate Logic
0x55	1	AND
0x55	0	NAND
0xAA	1	NOR
0xAA	0	OR
0x00	0	Logic 0
0x00	1	Logic 1

It is possible (but not recommended) to select both the true and negated values of an input. When this is done, the gate output is zero, regardless of the other inputs, but may emit logic glitches (transient-induced pulses). If the output of the channel must be zero or one, the recommended method is to set all gate bits to zero and use the gate polarity bit to set the desired level.

Data gating is configured with the logic gate select registers as follows:

- Gate 1: CLCxGLS0 (Register 23-5)
- Gate 2: CLCxGLS1 (Register 23-6)
- Gate 3: CLCxGLS2 (Register 23-7)
- Gate 4: CLCxGLS3 (Register 23-8)

Register number suffixes are different than the gate numbers because other variations of this module have multiple gate selections in the same register. Data gating is indicated in the right side of Figure 23-2. Only one gate is shown in detail. The remaining three gates are configured identically with the exception that the data enables correspond to the enables for that gate.

23.1.3 LOGIC FUNCTION

There are eight available logic functions including:

- AND-OR
- OR-XOR
- AND
- S-R Latch
- · D Flip-Flop with Set and Reset
- · D Flip-Flop with Reset
- · J-K Flip-Flop with Reset
- Transparent Latch with Set and Reset

Logic functions are shown in Figure 23-3. Each logic function has four inputs and one output. The four inputs are the four data gate outputs of the previous stage. The output is fed to the inversion stage and from there to other peripherals, an output pin, and back to the CLCx itself.

23.1.4 OUTPUT POLARITY

The last stage in the configurable logic cell is the output polarity. Setting the LCxPOL bit of the CLCxCON register inverts the output signal from the logic stage. Changing the polarity while the interrupts are enabled will cause an interrupt for the resulting output transition.

23.1.5 CLCx SETUP STEPS

The following steps should be followed when setting up the CLCx:

- · Disable CLCx by clearing the LCxEN bit.
- Select desired inputs using CLCxSEL0 and CLCxSEL1 registers (See Table 23-1).
- · Clear any associated ANSEL bits.
- · Set all TRIS bits associated with inputs.
- · Clear all TRIS bits associated with outputs.
- Enable the chosen inputs through the four gates using CLCxGLS0, CLCxGLS1, CLCxGLS2, and CLCxGLS3 registers.
- Select the gate output polarities with the LCxPOLy bits of the CLCxPOL register.
- Select the desired logic function with the LCxMODE<2:0> bits of the CLCxCON register.
- Select the desired polarity of the logic output with the LCxPOL bit of the CLCxPOL register. (This step may be combined with the previous gate output polarity step).
- If driving a device, set the desired pin PPS control register and also clear the TRIS bit corresponding to that output.
- If interrupts are desired, configure the following hits:
 - Set the LCxINTP bit in the CLCxCON register for rising event.
 - Set the LCxINTN bit in the CLCxCON register or falling event.
 - Set the CLCxIE bit of the associated PIE registers.
 - Set the GIE and PEIE bits of the INTCON register.
- Enable the CLCx by setting the LCxEN bit of the CLCxCON register.

23.2 CLCx Interrupts

An interrupt will be generated upon a change in the output value of the CLCx when the appropriate interrupt enables are set. A rising edge detector and a falling edge detector are present in each CLC for this purpose.

The CLCxIF bit of the associated PIR registers will be set when either edge detector is triggered and its associated enable bit is set. The LCxINTP enables rising edge interrupts and the LCxINTN bit enables falling edge interrupts. Both are located in the CLCxCON register.

To fully enable the interrupt, set the following bits:

- · LCxON bit of the CLCxCON register
- CLCxIE bit of the associated PIE registers
- LCxINTP bit of the CLCxCON register (for a rising edge detection)
- LCxINTN bit of the CLCxCON register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The CLCxIF bit of the associated PIR registers, must be cleared in software as part of the interrupt service. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

23.3 Output Mirror Copies

Mirror copies of all LCxCON output bits are contained in the CLCxDATA register. Reading this register reads the outputs of all CLCs simultaneously. This prevents any reading skew introduced by testing or reading the CLCxOUT bits in the individual CLCxCON registers.

23.4 Effects of a Reset

The CLCxCON register is cleared to zero as the result of a Reset. All other selection and gating values remain unchanged.

23.5 Operation During Sleep

The CLC module operates independently from the system clock and will continue to run during Sleep, provided that the input sources selected remain active.

The HFINTOSC remains active during Sleep when the CLC module is enabled and the HFINTOSC is selected as an input source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and as a CLC input source, when the CLC is enabled, the CPU will go idle during Sleep, but the CLC will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.





FIGURE 23-3: PROGRAMMABLE LOGIC FUNCTIONS



23.6 Register Definitions: CLC Control

REGISTER 23-1: CLCxCON: CONFIGURABLE LOGIC CELL CONTROL REGISTER

R/W-0/0	R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
LCxEN	LCxOE	LCxOUT	LCxINTP	LCxINTN	L	CxMODE<2:0>	•
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	LCxEN: Configurable Logic Cell Enable bit
	1 = Configurable logic cell is enabled and mixing input signals0 = Configurable logic cell is disabled and has logic zero output
bit 6	LCxOE: Configurable Logic Cell Output Enable bit
	1 = Configurable logic cell port pin output enabled
	0 = Configurable logic cell port pin output disabled
bit 5	LCxOUT: Configurable Logic Cell Data Output bit
	Read-only: logic cell output data, after LCxPOL; sampled from lcx_out wire.
bit 4	LCxINTP: Configurable Logic Cell Positive Edge Going Interrupt Enable bit
	1 = CLCxIF will be set when a rising edge occurs on lcx_out
	0 = CLCxIF will not be set
bit 3	LCxINTN: Configurable Logic Cell Negative Edge Going Interrupt Enable bit
	1 = CLCxIF will be set when a falling edge occurs on lcx_out
	0 = CLCxIF will not be set
bit 2-0	LCxMODE<2:0>: Configurable Logic Cell Functional Mode bits
	111 = Cell is 1-input transparent latch with S and R
	110 = Cell is J-K flip-flop with R
	101 = Cell is 2-input D flip-flop with R
	100 = Cell is 1-input D flip-flop with S and R
	011 = Cell is S-R latch
	010 = Cell is 4-input AND
	001 = Cell is OR-XOR
	000 = Cell is AND-OR

REGISTER 23-2: CLCxPOL: SIGNAL POLARITY CONTROL REGISTER

R/W-0/0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxPOL	_	_	_	LCxG4POL	LCxG3POL	LCxG2POL	LCxG1POL
bit 7	•			•			bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 LCxPOL: LCOUT Polarity Control bit

1 = The output of the logic cell is inverted

0 = The output of the logic cell is not inverted

bit 6-4 Unimplemented: Read as '0'

bit 3 **LCxG4POL**: Gate 4 Output Polarity Control bit

1 = The output of gate 4 is inverted when applied to the logic cell

0 = The output of gate 4 is not inverted

bit 2 LCxG3POL: Gate 3 Output Polarity Control bit

1 = The output of gate 3 is inverted when applied to the logic cell

0 = The output of gate 3 is not inverted

bit 1 LCxG2POL: Gate 2 Output Polarity Control bit

1 = The output of gate 2 is inverted when applied to the logic cell

0 = The output of gate 2 is not inverted

bit 0 LCxG1POL: Gate 1 Output Polarity Control bit

1 = The output of gate 1 is inverted when applied to the logic cell

0 = The output of gate 1 is not inverted

REGISTER 23-3: CLCxSEL0: MULTIPLEXER DATA 1 AND 2 SELECT REGISTER

U-0	R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u
_	LCxD2S<2:0>(1)		_	L	CxD1S<2:0> ⁽¹⁾		
bit 7				•			bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	Unimplemented: Read as '0'
bit 6-4	LCxD2S<2:0>: Input Data 2 Selection Control bits ⁽¹⁾
	111 = LCx_in[11] is selected for lcxd2
	110 = LCx_in[10] is selected for lcxd2
	101 = LCx_in[9] is selected for lcxd2
	100 = LCx_in[8] is selected for lcxd2
	011 = LCx_in[7] is selected for lcxd2
	010 = LCx_in[6] is selected for lcxd2
	001 = LCx_in[5] is selected for lcxd2
	000 = LCx_in[4] is selected for lcxd2
bit 3	Unimplemented: Read as '0'
bit 3 bit 2-0	Unimplemented: Read as '0' LCxD1S<2:0>: Input Data 1 Selection Control bits ⁽¹⁾
	•
	LCxD1S<2:0>: Input Data 1 Selection Control bits ⁽¹⁾
	LCxD1S<2:0>: Input Data 1 Selection Control bits ⁽¹⁾ 111 = LCx_in[7] is selected for lcxd1
	LCxD1S<2:0>: Input Data 1 Selection Control bits ⁽¹⁾ 111 = LCx_in[7] is selected for lcxd1 110 = LCx_in[6] is selected for lcxd1
	LCxD1S<2:0>: Input Data 1 Selection Control bits ⁽¹⁾ 111 = LCx_in[7] is selected for lcxd1 110 = LCx_in[6] is selected for lcxd1 101 = LCx_in[5] is selected for lcxd1
	LCxD1S<2:0>: Input Data 1 Selection Control bits ⁽¹⁾ 111 = LCx_in[7] is selected for lcxd1 110 = LCx_in[6] is selected for lcxd1 101 = LCx_in[5] is selected for lcxd1 100 = LCx_in[4] is selected for lcxd1
	LCxD1S<2:0>: Input Data 1 Selection Control bits ⁽¹⁾ 111 = LCx_in[7] is selected for lcxd1 110 = LCx_in[6] is selected for lcxd1 101 = LCx_in[5] is selected for lcxd1 100 = LCx_in[4] is selected for lcxd1 011 = LCx_in[3] is selected for lcxd1

Note 1: See Table 23-1 for signal names associated with inputs.

REGISTER 23-4: CLCxSel1: MULTIPLEXER DATA 3 AND 4 SELECT REGISTER

U-0	R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u
_	L	CxD4S<2:0> ⁽¹)	_	L	CxD3S<2:0> ⁽¹⁾	
bit 7				•			bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7 Unimplemented: Read as '0' bit 6-4 LCxD4S<2:0>: Input Data 4 Selection Control bits(1) 111 = LCx in[3] is selected for lcxd4 110 = LCx_in[2] is selected for lcxd4 101 = LCx in[1] is selected for lcxd4 100 = LCx in[0] is selected for lcxd4 011 = LCx_in[15] is selected for lcxd4 010 = LCx_in[14] is selected for lcxd4 001 = LCx in[13] is selected for lcxd4 000 = LCx_in[12] is selected for lcxd4 bit 3 Unimplemented: Read as '0' LCxD3S<2:0>: Input Data 3 Selection Control bits(1) bit 2-0 111 = LCx_in[15] is selected for lcxd3 110 = LCx_in[14] is selected for lcxd3 101 = LCx_in[13] is selected for lcxd3 100 = LCx_in[12] is selected for lcxd3 011 = LCx in[11] is selected for lcxd3 010 = LCx_in[10] is selected for lcxd3 001 = LCx in[9] is selected for lcxd3 000 = LCx_in[8] is selected for lcxd3

Note 1: See Table 23-1 for signal names associated with inputs.

REGISTER 23-5: CLCxGLS0: GATE 1 LOGIC SELECT REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG1D4T	LCxG1D4N	LCxG1D3T	LCxG1D3N	LCxG1D2T	LCxG1D2N	LCxG1D1T	LCxG1D1N
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	LCxG1D4T: Gate 1 Data 4 True (non-inverted) bit
	1 = Icxd4T is gated into lcxg1
	0 = lcxd4T is not gated into lcxg1
bit 6	LCxG1D4N: Gate 1 Data 4 Negated (inverted) bit
	1 = Icxd4N is gated into lcxg1
	0 = Icxd4N is not gated into Icxg1
bit 5	LCxG1D3T: Gate 1 Data 3 True (non-inverted) bit
	1 = Icxd3T is gated into lcxg1
	0 = lcxd3T is not gated into lcxg1
bit 4	LCxG1D3N: Gate 1 Data 3 Negated (inverted) bit
	1 = Icxd3N is gated into lcxg1
	0 = lcxd3N is not gated into lcxg1
bit 3	LCxG1D2T: Gate 1 Data 2 True (non-inverted) bit
	1 = Icxd2T is gated into lcxg1
	0 = lcxd2T is not gated into lcxg1
bit 2	LCxG1D2N: Gate 1 Data 2 Negated (inverted) bit
	1 = Icxd2N is gated into lcxg1
	0 = lcxd2N is not gated into lcxg1
bit 1	LCxG1D1T: Gate 1 Data 1 True (non-inverted) bit
	1 = Icxd1T is gated into lcxg1
	0 = lcxd1T is not gated into lcxg1
bit 0	LCxG1D1N: Gate 1 Data 1 Negated (inverted) bit
	1 = lcxd1N is gated into lcxg1
	0 = lcxd1N is not gated into lcxg1

REGISTER 23-6: CLCxGLS1: GATE 2 LOGIC SELECT REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG2D4T	LCxG2D4N	LCxG2D3T	LCxG2D3N	LCxG2D2T	LCxG2D2N	LCxG2D1T	LCxG2D1N
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	LCxG2D4T: Gate 2 Data 4 True (non-inverted) bit
	1 = Icxd4T is gated into lcxg2
	0 = Icxd4T is not gated into Icxg2
bit 6	LCxG2D4N: Gate 2 Data 4 Negated (inverted) bit
	1 = Icxd4N is gated into Icxg2
	0 = Icxd4N is not gated into Icxg2
bit 5	LCxG2D3T: Gate 2 Data 3 True (non-inverted) bit
	1 = Icxd3T is gated into lcxg2
	0 = Icxd3T is not gated into Icxg2
bit 4	LCxG2D3N: Gate 2 Data 3 Negated (inverted) bit
	1 = Icxd3N is gated into Icxg2
	0 = lcxd3N is not gated into lcxg2
bit 3	LCxG2D2T: Gate 2 Data 2 True (non-inverted) bit
	1 = Icxd2T is gated into lcxg2
	0 = lcxd2T is not gated into lcxg2
bit 2	LCxG2D2N: Gate 2 Data 2 Negated (inverted) bit
	1 = Icxd2N is gated into Icxg2
	0 = lcxd2N is not gated into lcxg2
bit 1	LCxG2D1T: Gate 2 Data 1 True (non-inverted) bit
	1 = Icxd1T is gated into lcxg2
	0 = lcxd1T is not gated into lcxg2
bit 0	LCxG2D1N: Gate 2 Data 1 Negated (inverted) bit
	1 = Icxd1N is gated into Icxg2
	0 = lcxd1N is not gated into lcxg2

REGISTER 23-7: CLCxGLS2: GATE 3 LOGIC SELECT REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG3D4T	LCxG3D4N	LCxG3D3T	LCxG3D3N	LCxG3D2T	LCxG3D2N	LCxG3D1T	LCxG3D1N
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	LCxG3D4T: Gate 3 Data 4 True (non-inverted) bit
	1 = Icxd4T is gated into lcxg3
	0 = lcxd4T is not gated into lcxg3
bit 6	LCxG3D4N: Gate 3 Data 4 Negated (inverted) bit
	1 = Icxd4N is gated into Icxg3
	0 = Icxd4N is not gated into Icxg3
bit 5	LCxG3D3T: Gate 3 Data 3 True (non-inverted) bit
	1 = Icxd3T is gated into lcxg3
	0 = lcxd3T is not gated into lcxg3
bit 4	LCxG3D3N: Gate 3 Data 3 Negated (inverted) bit
	1 = Icxd3N is gated into lcxg3
	0 = lcxd3N is not gated into lcxg3
bit 3	LCxG3D2T: Gate 3 Data 2 True (non-inverted) bit
	1 = Icxd2T is gated into Icxg3
	0 = lcxd2T is not gated into lcxg3
bit 2	LCxG3D2N: Gate 3 Data 2 Negated (inverted) bit
	1 = Icxd2N is gated into lcxg3
	0 = lcxd2N is not gated into lcxg3
bit 1	LCxG3D1T: Gate 3 Data 1 True (non-inverted) bit
	1 = Icxd1T is gated into lcxg3
	0 = lcxd1T is not gated into lcxg3
bit 0	LCxG3D1N: Gate 3 Data 1 Negated (inverted) bit
	1 = Icxd1N is gated into lcxg3
	0 = lcxd1N is not gated into lcxg3

REGISTER 23-8: CLCxGLS3: GATE 4 LOGIC SELECT REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG4D4T	LCxG4D4N	LCxG4D3T	LCxG4D3N	LCxG4D2T	LCxG4D2N	LCxG4D1T	LCxG4D1N
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	LCxG4D4T: Gate 4 Data 4 True (non-inverted) bit 1 = lcxd4T is gated into lcxq4
	0 = lcxd4T is not gated into lcxg4
bit 6	LCxG4D4N: Gate 4 Data 4 Negated (inverted) bit
	1 = lcxd4N is gated into lcxg40 = lcxd4N is not gated into lcxg4
bit 5	LCxG4D3T: Gate 4 Data 3 True (non-inverted) bit
	1 = Icxd3T is gated into Icxg40 = Icxd3T is not gated into Icxg4
bit 4	LCxG4D3N: Gate 4 Data 3 Negated (inverted) bit
	1 = lcxd3N is gated into lcxg40 = lcxd3N is not gated into lcxg4
bit 3	LCxG4D2T: Gate 4 Data 2 True (non-inverted) bit
	1 = lcxd2T is gated into lcxg4
	0 = lcxd2T is not gated into lcxg4
bit 2	LCxG4D2N: Gate 4 Data 2 Negated (inverted) bit
	1 = lcxd2N is gated into lcxg4 0 = lcxd2N is not gated into lcxg4
bit 1	LCxG4D1T: Gate 4 Data 1 True (non-inverted) bit
	1 = lcxd1T is gated into lcxg4
	0 = lcxd1T is not gated into lcxg4
bit 0	LCxG4D1N: Gate 4 Data 1 Negated (inverted) bit
	1 = lcxd1N is gated into lcxg4
	0 = Icxd1N is not gated into Icxg4

REGISTER 23-9: CLCDATA: CLC DATA OUTPUT

U-0	U-0	U-0	U-0	U-0	U-0	R-0	R-0
_	_	_	_	_	_	MLC2OUT	MLC1OUT
bit 7						•	bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-2 Unimplemented: Read as '0'

bit 1 MLC2OUT: Mirror copy of LC2OUT bit bit 0 MLC1OUT: Mirror copy of LC1OUT bit

TABLE 23-3: SUMMARY OF REGISTERS ASSOCIATED WITH CLCx

Name	Bit7	Bit6	Bit5	Bit4	Blt3	Bit2	Bit1	Bit0	Register on Page
ANSELA	_	_	_	ANSA4	_	ANSA2	ANSA1	ANSA0	99
ANSELC	_	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0	103
CLC1CON	LC1EN	LC10E	LC10UT	LC1INTP	LC1INTN	L	_C1MODE<2:0	>	221
CLCDATA	_	_	_	_	_	MLC3OUT	MLC2OUT	MLC1OUT	229
CLC1GLS0	LC1G1D4T	LC1G1D4N	LC1G1D3T	LC1G1D3N	LC1G1D2T	LC1G1D2N	LC1G1D1T	LC1G1D1N	225
CLC1GLS1	LC1G2D4T	LC1G2D4N	LC1G2D3T	LC1G2D3N	LC1G2D2T	LC1G2D2N	LC1G2D1T	LC1G2D1N	226
CLC1GLS2	LC1G3D4T	LC1G3D4N	LC1G3D3T	LC1G3D3N	LC1G3D2T	LC1G3D2N	LC1G3D1T	LC1G3D1N	227
CLC1GLS3	LC1G4D4T	LC1G4D4N	LC1G4D3T	LC1G4D3N	LC1G4D2T	LC1G4D2N	LC1G4D1T	LC1G4D1N	228
CLC1POL	LC1POL	1	1	1	LC1G4POL	LC1G3POL	LC1G2POL	LC1G1POL	222
CLC1SEL0	_		LC1D2S<2:0>			LC1D1S<2:0>			223
CLC1SEL1	_		LC1D4S<2:0>			LC1D3S<2:0>			224
CLC2CON	LC2EN	LC2OE	LC2OUT	LC2INTP	LC2INTN	L	.C2MODE<2:0	>	221
CLC2GLS0	LC2G1D4T	LC2G1D4N	LC2G1D3T	LC2G1D3N	LC2G1D2T	LC2G1D2N	LC2G1D1T	LC2G1D1N	225
CLC2GLS1	LC2G2D4T	LC2G2D4N	LC2G2D3T	LC2G2D3N	LC2G2D2T	LC2G2D2N	LC2G2D1T	LC2G2D1N	226
CLC2GLS2	LC2G3D4T	LC2G3D4N	LC2G3D3T	LC2G3D3N	LC2G3D2T	LC2G3D2N	LC2G3D1T	LC2G3D1N	227
CLC2GLS3	LC2G4D4T	LC2G4D4N	LC2G4D3T	LC2G4D3N	LC2G4D2T	LC2G4D2N	LC2G4D1T	LC2G4D1N	228
CLC2POL	LC2POL	-	-	-	LC2G4POL	LC2G3POL	LC2G2POL	LC2G1POL	222
CLC2SEL0	_		LC2D2S<2:0>		I		LC2D1S<2:0>		223
CLC2SEL1	_		LC2D4S<2:0>		ı		LC2D3S<2:0>		224
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
PIE3	_	_	_	_	_	_	CLC2IE	CLC1IE	67
PIR3	_	_	_	-	-	_	CLC2IF	CLC1IF	70
TRISA			TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	98
TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	102

— = unimplemented read as '0',. Shaded cells are not used for CLC module. Unimplemented, read as '1'.

Legend: Note 1:

24.0 NUMERICALLY CONTROLLED OSCILLATOR (NCO) MODULE

The Numerically Controlled Oscillator (NCOx) module is a timer that uses the overflow from the addition of an increment value to divide the input frequency. The advantage of the addition method over simple counter driven timer is that the resolution of division does not vary with the divider value. The NCOx is most useful for applications that require frequency accuracy and fine resolution at a fixed duty cycle.

Features of the NCOx include:

- · 16-bit increment function
- · Fixed Duty Cycle (FDC) mode
- · Pulse Frequency (PF) mode
- · Output pulse width control
- · Multiple clock input sources
- · Output polarity control
- · Interrupt capability

Figure 24-1 is a simplified block diagram of the NCOx module.

24.1 NCOx Operation

The NCOx operates by repeatedly adding a fixed value to an accumulator. Additions occur at the input clock rate. The accumulator will overflow with a carry periodically, which is the raw NCOx output (NCO_overflow). This effectively reduces the input clock by the ratio of the addition value to the maximum accumulator value. See Equation 24-1.

The NCOx output can be further modified by stretching the pulse or toggling a flip-flop. The modified NCOx output is then distributed internally to other peripherals and optionally output to a pin. The accumulator overflow also generates an interrupt (NCO interrupt).

The NCOx period changes in discrete steps to create an average frequency. This output depends on the ability of the receiving circuit (i.e., CWG or external resonant converter circuitry) to average the NCOx output to reduce uncertainty.

24.1.1 NCOx CLOCK SOURCES

Clock sources available to the NCOx include:

- HFINTOSC
- Fosc
- LC1_out
- CLKIN pin

The NCOx clock source is selected by configuring the NxCKS<2:0> bits in the NCOxCLK register.

EQUATION 24-1:

 $FOVERFLOW = \frac{NCO\ Clock\ Frequency \times Increment\ Value}{2^n}$

n = Accumulator width in bits

24.1.2 ACCUMULATOR

The accumulator is a 20-bit register. Read and write access to the accumulator is available through three registers:

- NCOxACCL
- NCOxACCH
- NCOxACCU

24.1.3 ADDER

The NCOx adder is a full adder, which operates independently from the system clock. The addition of the previous result and the increment value replaces the accumulator value on the rising edge of each input clock.

24.1.4 INCREMENT REGISTERS

The increment value is stored in two 8-bit registers making up a 16-bit increment. In order of LSB to MSB they are:

- NCOxINCL
- NCOxINCH


When the NCO module is enabled, the NCOxINCH should be written first, then the NCOxINCL register. Writing to the NCOxINCL register initiates the increment buffer registers to be loaded simultaneously on the second rising edge of the NCOx clk signal.

The registers are readable and writable. The increment registers are double-buffered to allow value changes to be made without first disabling the NCOx module.

When the NCO module is disabled, the increment buffers are loaded immediately after a write to the increment registers.

Note: The increment buffer registers are not user-accessible.





The increment registers are double-buffered to allow for value changes to be made without first disabling the NCO module. The full increment value is loaded into the buffer registers on the second rising edge of the NCOx clk signal that occurs immediately after a write to NCOxINCL register. The buffers are not user-accessible and are shown here for reference.

24.2 Fixed Duty Cycle (FDC) Mode

In Fixed Duty Cycle (FDC) mode, every time the accumulator overflows (NCO_overflow), the output is toggled. This provides a 50% duty cycle, provided that the increment value remains constant. For more information, see Figure 24-2.

The FDC mode is selected by clearing the NxPFM bit in the NCOxCON register.

24.3 Pulse Frequency (PF) Mode

In Pulse Frequency (PF) mode, every time the accumulator overflows (NCO_overflow), the output becomes active for one or more clock periods. Once the clock period expires, the output returns to an inactive state. This provides a pulsed output.

The output becomes active on the rising clock edge immediately following the overflow event. For more information, see Figure 24-2.

The value of the active and inactive states depends on the polarity bit, NxPOL in the NCOxCON register.

The PF mode is selected by setting the NxPFM bit in the NCOxCON register.

24.3.1 OUTPUT PULSE WIDTH CONTROL

When operating in PF mode, the active state of the output can vary in width by multiple clock periods. Various pulse widths are selected with the NxPWS<2:0> bits in the NCOxCLK register.

When the selected pulse width is greater than the accumulator overflow time frame, the output of the NCOx operation is indeterminate.

24.4 Output Polarity Control

The last stage in the NCOx module is the output polarity. The NxPOL bit in the NCOxCON register selects the output polarity. Changing the polarity while the interrupts are enabled will cause an interrupt for the resulting output transition.

The NCOx output can be used internally by source code or other peripherals. Accomplish this by reading the NxOUT (read-only) bit of the NCOxCON register.

The NCOx output signal is available to the following peripherals:

- CLC
- CWG

24.5 Interrupts

When the accumulator overflows (NCO_overflow), the NCOx Interrupt Flag bit, NCOxIF, of the PIRx register is set. To enable the interrupt event (NCO_interrupt), the following bits must be set:

- · NxEN bit of the NCOxCON register
- · NCOxIE bit of the PIEx register
- · PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt must be cleared by software by clearing the NCOxIF bit in the Interrupt Service Routine.

24.6 Effects of a Reset

All of the NCOx registers are cleared to zero as the result of a Reset.

24.7 Operation In Sleep

The NCO module operates independently from the system clock and will continue to run during Sleep, provided that the clock source selected remains active.


The HFINTOSC remains active during Sleep when the NCO module is enabled and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the NCO clock source, when the NCO is enabled, the CPU will go idle during Sleep, but the NCO will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

24.8 Alternate Pin Locations

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 11.1 "Alternate Pin Function" for more information.



24.9 Register Definitions: NCOx Control Registers

REGISTER 24-1: NCOxCON: NCOx CONTROL REGISTER

R/W-0/0	R/W-0/0	R-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0	
NxEN	NxOE	NxOUT	NxPOL	_		1	NxPFM	
bit 7							bit 0	

 Legend:
 W = Writable bit
 U = Unimplemented bit, read as '0'

 u = Bit is unchanged
 x = Bit is unknown
 -n/n = Value at POR and BOR/Value at all other Resets

 '1' = Bit is set
 '0' = Bit is cleared

bit 7 NxEN: NCOx Enable bit 1 = NCOx module is enabled 0 = NCOx module is disabled bit 6 NxOE: NCOx Output Enable bit 1 = NCOx output pin is enabled 0 = NCOx output pin is disabled NxOUT: NCOx Output bit bit 5 1 = NCOx output is high 0 = NCOx output is low bit 4 NxPOL: NCOx Polarity bit 1 = NCOx output signal is active low (inverted) 0 = NCOx output signal is active high (non-inverted) bit 3-1 Unimplemented: Read as '0' NxPFM: NCOx Pulse Frequency Mode bit bit 0 1 = NCOx operates in Pulse Frequency mode 0 = NCOx operates in Fixed Duty Cycle mode

REGISTER 24-2: NCOxCLK: NCOx INPUT CLOCK CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
	NxPWS<2:0>(1, 2)		_	_	_	NxCK	S<1:0>
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7-5 NxPWS<2:0>: NCOx Output Pulse Width Select bits^(1, 2)

111 = 128 NCOx clock periods 110 = 64 NCOx clock periods 101 = 32 NCOx clock periods 100 = 16 NCOx clock periods

011 = 8 NCOx clock periods 010 = 4 NCOx clock periods 001 = 2 NCOx clock periods

000 = 1 NCOx clock periods

bit 4-2 **Unimplemented:** Read as '0'

bit 1-0 NxCKS<1:0>: NCOx Clock Source Select bits

11 = NCO1CLK pin 10 = LC1_out

01 = Fosc

00 = HFINTOSC (16 MHz)

Note 1: NxPWS applies only when operating in Pulse Frequency mode.

2: If NCOx pulse width is greater than NCO_overflow period, operation is indeterminate.

REGISTER 24-3: NCOxACCL: NCOx ACCUMULATOR REGISTER - LOW BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			NCOxA	CC<7:0>			
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 NCOxACC<7:0>: NCOx Accumulator, Low Byte

REGISTER 24-4: NCOxACCH: NCOx ACCUMULATOR REGISTER - HIGH BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
NCOxACC<15:8>							
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 NCOxACC<15:8>: NCOx Accumulator, High Byte

REGISTER 24-5: NCOxACCU: NCOx ACCUMULATOR REGISTER – UPPER BYTE

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	_	_		NCOxAC	C<19:16>	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared

bit 7-4 **Unimplemented:** Read as '0'

bit 3-0 NCOxACC<19:16>: NCOx Accumulator, Upper Byte

REGISTER 24-6: NCOxINCL: NCOx INCREMENT REGISTER – LOW BYTE⁽¹⁾

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1	
NCOxINC<7:0>								
bit 7 bi								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 NCOxINC<7:0>: NCOx Increment, Low Byte

Note 1: Write the NCOxINCH register first, then the NCOxINCL register. See 24.1.4 "Increment Registers" for more information.

REGISTER 24-7: NCOxINCH: NCOx INCREMENT REGISTER – HIGH BYTE⁽¹⁾

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
			NCOxIN	C<15:8>				
bit 7								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 NCOxINC<15:8>: NCOx Increment, High Byte

Note 1: Write the NCOxINCH register first, then the NCOxINCL register. See 24.1.4 "Increment Registers" for more information.

TABLE 24-1: SUMMARY OF REGISTERS ASSOCIATED WITH NCOX

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
APFCON	_	-	SDOSEL	SSSEL	T1GSEL	_	CLC1SEL	NCO1SEL	96	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64	
NCO1ACCH		NCO1ACC<15:8>								
NCO1ACCL				NCO1A	CC<7:0>				236	
NCO1ACCU		-	_		NCO1ACC<19:16>				236	
NCO1CLK	N1PWS<2:0> —			_	_	— N1CKS<1:0>				
NCO1CON	N1EN	N10E	N1OUT	N1POL	_	_	_	N1PFM	235	
NCO1INCH				NCO1IN	C<15:8>				237	
NCO1INCL				NCO1IN	IC<7:0>				237	
PIE2	_	C2IE	C1IE	_	BCL1IE	NCO1IE	_	_	66	
PIR2	_	C2IF	C1IF	_	BCL1IF	NCO1IF	_	_	69	
TRISA	_	1	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	98	
TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	102	

 $\textbf{Legend:} \qquad \textbf{x} = \textbf{unknown}, \ \textbf{u} = \textbf{unchanged}, -\textbf{= unimplemented read as '0'}, \ \textbf{q} = \textbf{value depends on condition. Shaded cells are not used for NCOx and the property of the p$

module.

Note 1: Unimplemented, read as '1'.

25.0 COMPLEMENTARY WAVEFORM GENERATOR (CWG) MODULE

The Complementary Waveform Generator (CWG) produces a complementary waveform with dead-band delay from a selection of input sources.

The CWG module has the following features:

- · Selectable dead-band clock source control
- · Selectable input sources
- · Output enable control
- · Output polarity control
- Dead-band control with independent 6-bit rising and falling edge dead-band counters
- Auto-shutdown control with:
 - Selectable shutdown sources
 - Auto-restart enable
 - Auto-shutdown pin override control

25.1 Fundamental Operation

The CWG generates two output waveforms from the selected input source.

The off-to-on transition of each output can be delayed from the on-to-off transition of the other output, thereby, creating a time delay immediately where neither output is driven. This is referred to as dead time and is covered in **Section 25.5 "Dead-Band Control"**. A typical operating waveform, with dead band, generated from a single input signal is shown in Figure 25-2.

It may be necessary to guard against the possibility of circuit faults or a feedback event arriving too late or not at all. In this case, the active drive must be terminated before the Fault condition causes damage. This is referred to as auto-shutdown and is covered in Section 25.9 "Auto-Shutdown Control".

25.2 Clock Source

The CWG module allows the following clock sources to be selected:

- Fosc (system clock)
- HFINTOSC (16 MHz only)

The clock sources are selected using the G1CS0 bit of the CWGxCON0 register (Register 25-1).

25.3 Selectable Input Sources

The CWG generates the output waveforms from the input sources in Table 25-1.

TABLE 25-1: SELECTABLE INPUT SOURCES

Source Peripheral	Signal Name
Comparator C1	C1OUT_sync
Comparator C2	C2OUT_sync
PWM1	PWM1_out
PWM2	PWM2_out
PWM3	PWM3_out
PWM4	PWM4_out
NCO1	NCO1_out
CLC1	LC1_out

The input sources are selected using the GxIS<2:0> bits in the CWGxCON1 register (Register 25-2).

25.4 Output Control


Immediately after the CWG module is enabled, the complementary drive is configured with both CWGxA and CWGxB drives cleared.

25.4.1 OUTPUT ENABLES

Each CWG output pin has individual output enable control. Output enables are selected with the GxOEA and GxOEB bits of the CWGxCON0 register. When an output enable control is cleared, the module asserts no control over the pin. When an output enable is set, the override value or active PWM waveform is applied to the pin per the port priority selection. The output pin enables are dependent on the module enable bit, GxEN. When GxEN is cleared, CWG output enables and CWG drive levels have no effect.

25.4.2 POLARITY CONTROL

The polarity of each CWG output can be selected independently. When the output polarity bit is set, the corresponding output is active-high. Clearing the output polarity bit configures the corresponding output as active-low. However, polarity does not affect the override levels. Output polarity is selected with the GxPOLA and GxPOLB bits of the CWGxCON0 register.



CWGxA

Rising Edge
Dead Band

Rising Edge
Dead Band

CWGxB

Rising Edge
Dead Band

FIGURE 25-2: TYPICAL CWG OPERATION WITH PWM1 (NO AUTO-SHUTDOWN)

25.5 Dead-Band Control

Dead-band control provides for non-overlapping output signals to prevent shoot-through current in power switches. The CWG contains two 6-bit dead-band counters. One dead-band counter is used for the rising edge of the input source control. The other is used for the falling edge of the input source control.

Dead band is timed by counting CWG clock periods from zero up to the value in the rising or falling deadband counter registers. See CWGxDBR and CWGxDBF registers (Register 25-4 and Register 25-5, respectively).

25.6 Rising Edge Dead Band

The rising edge dead-band delays the turn-on of the CWGxA output from when the CWGxB output is turned off. The rising edge dead-band time starts when the rising edge of the input source signal goes true. When this happens, the CWGxB output is immediately turned off and the rising edge dead-band delay time starts. When the rising edge dead-band delay time is reached, the CWGxA output is turned on.

The CWGxDBR register sets the duration of the deadband interval on the rising edge of the input source signal. This duration is from 0 to 64 counts of dead band.

Dead band is always counted off the edge on the input source signal. A count of 0 (zero), indicates that no dead band is present.

If the input source signal is not present for enough time for the count to be completed, no output will be seen on the respective output.

25.7 Falling Edge Dead Band


The falling edge dead band delays the turn-on of the CWGxB output from when the CWGxA output is turned off. The falling edge dead-band time starts when the falling edge of the input source goes true. When this happens, the CWGxA output is immediately turned off and the falling edge dead-band delay time starts. When the falling edge dead-band delay time is reached, the CWGxB output is turned on.


The CWGxDBF register sets the duration of the deadband interval on the falling edge of the input source signal. This duration is from 0 to 64 counts of dead band.

Dead band is always counted off the edge on the input source signal. A count of 0 (zero), indicates that no dead band is present.

If the input source signal is not present for enough time for the count to be completed, no output will be seen on the respective output.

Refer to Figure 25-3 and Figure 25-4 for examples.





25.8 Dead-Band Uncertainty

When the rising and falling edges of the input source triggers the dead-band counters, the input may be asynchronous. This will create some uncertainty in the dead-band time delay. The maximum uncertainty is equal to one CWG clock period. Refer to Equation 25-1 for more detail.

EQUATION 25-1: DEAD-BAND UNCERTAINTY

$$TDEADBAND_UNCERTAINTY = \frac{I}{Fcwg_clock}$$

Example:

$$Fcwg\ clock = 16\,MHz$$

Therefore:

$$TDEADBAND_UNCERTAINTY = \frac{1}{Fcwg_clock}$$

$$= \frac{1}{16 MHz}$$

$$= 62.5 ns$$

25.9 Auto-Shutdown Control

Auto-shutdown is a method to immediately override the CWG output levels with specific overrides that allow for safe shutdown of the circuit. The shutdown state can be either cleared automatically or held until cleared by software.

25.9.1 SHUTDOWN

The shutdown state can be entered by either of the following two methods:

- · Software generated
- · External Input

25.9.1.1 Software Generated Shutdown

Setting the GxASE bit of the CWGxCON2 register will force the CWG into the shutdown state.

When auto-restart is disabled, the shutdown state will persist as long as the GxASE bit is set.

When auto-restart is enabled, the GxASE bit will clear automatically and resume operation on the next rising edge event. See Figure 25-6.

25.9.1.2 External Input Source

External shutdown inputs provide the fastest way to safely suspend CWG operation in the event of a Fault condition. When any of the selected shutdown inputs goes active, the CWG outputs will immediately go to the selected override levels without software delay. Any combination of two input sources can be selected to cause a shutdown condition. The sources are:

- Comparator C1 C1OUT_async
- · Comparator C2 C2OUT async
- · CLC2 LC2 out
- CWG1FLT

Shutdown inputs are selected using the GxASDS0 and GxASDS1 bits of the CWGxCON2 register. (Register 25-3).

Note: Shutdown inputs are level sensitive, not edge sensitive. The shutdown state cannot be cleared, except by disabling autoshutdown, as long as the shutdown input level persists.

25.10 Operation During Sleep

The CWG module operates independently from the system clock and will continue to run during Sleep, provided that the clock and input sources selected remain active.

The HFINTOSC remains active during Sleep, provided that the CWG module is enabled, the input source is active, and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the CWG clock source, when the CWG is enabled and the input source is active, the CPU will go idle during Sleep, but the CWG will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

25.11 Configuring the CWG

The following steps illustrate how to properly configure the CWG to ensure a synchronous start:

- Ensure that the TRIS control bits corresponding to CWGxA and CWGxB are set so that both are configured as inputs.
- 2. Clear the GxEN bit, if not already cleared.
- Set desired dead-band times with the CWGxDBR and CWGxDBF registers.
- 4. Setup the following controls in CWGxCON2 auto-shutdown register:
 - · Select desired shutdown source.
 - Select both output overrides to the desired levels (this is necessary even if not using auto-shutdown because start-up will be from a shutdown state).
 - Set the GxASE bit and clear the GxARSEN bit.
- Select the desired input source using the CWGxCON1 register.
- Configure the following controls in CWGxCON0 register:
 - · Select desired clock source.
 - · Select the desired output polarities.
 - Set the output enables for the outputs to be used.
- 7. Set the GxEN bit.
- 8. Clear TRIS control bits corresponding to CWGxA and CWGxB to be used to configure those pins as outputs.
- If auto-restart is to be used, set the GxARSEN bit and the GxASE bit will be cleared automatically. Otherwise, clear the GxASE bit to start the CWG.

25.11.1 PIN OVERRIDE LEVELS

The levels driven to the output pins, while the shutdown input is true, are controlled by the GxASDLA and GxASDLB bits of the CWGxCON2 register (Register 25-3). GxASDLA controls the CWG1A override level and GxASDLB controls the CWG1B override level. The control bit logic level corresponds to the output logic drive level while in the shutdown state. The polarity control does not apply to the override level.

25.11.2 AUTO-SHUTDOWN RESTART

After an auto-shutdown event has occurred, there are two ways to have resume operation:

- · Software controlled
- · Auto-restart

The restart method is selected with the GxARSEN bit of the CWGxCON2 register. Waveforms of software controlled and automatic restarts are shown in Figure 25-5 and Figure 25-6.

25.11.2.1 Software Controlled Restart


When the GxARSEN bit of the CWGxCON2 register is cleared, the CWG must be restarted after an auto-shut-down event by software.


Clearing the shutdown state requires all selected shutdown inputs to be low, otherwise the GxASE bit will remain set. The overrides will remain in effect until the first rising edge event after the GxASE bit is cleared. The CWG will then resume operation.

25.11.2.2 Auto-Restart

When the GxARSEN bit of the CWGxCON2 register is set, the CWG will restart from the auto-shutdown state automatically.

The GxASE bit will clear automatically when all shutdown sources go low. The overrides will remain in effect until the first rising edge event after the GxASE bit is cleared. The CWG will then resume operation.





25.12 Register Definitions: CWG Control

REGISTER 25-1: CWGxCON0: CWG CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0
GxEN	GxOEB	GxOEA	GxPOLB	GxPOLA	_	_	GxCS0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	GxEN: CWGx Enable bit 1 = Module is enabled 0 = Module is disabled
bit 6	GxOEB: CWGxB Output Enable bit 1 = CWGxB is available on appropriate I/O pin 0 = CWGxB is not available on appropriate I/O pin
bit 5	GxOEA: CWGxA Output Enable bit
	 1 = CWGxA is available on appropriate I/O pin 0 = CWGxA is not available on appropriate I/O pin
bit 4	GxPOLB: CWGxB Output Polarity bit
	1 = Output is inverted polarity
	0 = Output is normal polarity
bit 3	GxPOLA: CWGxA Output Polarity bit
	1 = Output is inverted polarity
	0 = Output is normal polarity
bit 2-1	Unimplemented: Read as '0'
bit 0	GxCS0: CWGx Clock Source Select bit 1 = HFINTOSC 0 = Fosc

REGISTER 25-2: CWGxCON1: CWG CONTROL REGISTER 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-0/0	R/W-0/0	R/W-0/0
GxASDL	_B<1:0>	GxASDI	_A<1:0>	_		GxIS<2:0>	
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is clearedq = Value depends on condition

bit 7-6 **GxASDLB<1:0>:** CWGx Shutdown State for CWGxB

When an auto shutdown event is present (GxASE = 1):

- 11 = CWGxB pin is driven to '1', regardless of the setting of the GxPOLB bit.
- 10 = CWGxB pin is driven to '0', regardless of the setting of the GxPOLB bit.
- 01 = CWGxB pin is tri-stated
- 00 = CWGxB pin is driven to its inactive state after the selected dead-band interval. GxPOLB still will control the polarity of the output.
- bit 5-4 GxASDLA<1:0>: CWGx Shutdown State for CWGxA

When an auto shutdown event is present (GxASE = 1):

- 11 = CWGxA pin is driven to '1', regardless of the setting of the GxPOLA bit.
- 10 = CWGxA pin is driven to '0', regardless of the setting of the GxPOLA bit.
- 01 = CWGxA pin is tri-stated
- 00 = CWGxA pin is driven to its inactive state after the selected dead-band interval. GxPOLA still will control the polarity of the output.
- bit 3 **Unimplemented:** Read as '0'
- bit 2-0 GxIS<2:0>: CWGx Input Source Select bits
 - 111 = CLC1 LC1_out
 - 110 = NCO1 NCO1 out
 - $101 = PWM4 PWM4_out$
 - 100 = PWM3 PWM3 out
 - 011 = PWM2 PWM2_out
 - 010 = PWM1 PWM1_out
 - 001 = Comparator C2- C2OUT_async
 - 000 = Comparator C1 C1OUT_async

REGISTER 25-3: CWGxCON2: CWG CONTROL REGISTER 2

R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
GxASE	GxARSEN	_	_	GxASDC2	GxASDC1	GxASDFLT	GxASDCLC2	
bit 7 bit 0								

Legend:

bit 5-4

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared q = Value depends on condition

bit 7 **GxASE:** Auto-Shutdown Event Status bit

1 = An auto-shutdown event has occurred

0 = No auto-shutdown event has occurred

bit 6 **GxARSEN:** Auto-Restart Enable bit

1 = Auto-restart is enabled0 = Auto-restart is disabled

Unimplemented: Read as '0'

bit 3 GxASDC2: CWG Auto-shutdown on Comparator C2 Enable bit

1 = Shutdown when Comparator C2 output (C2OUT_async) is high

0 = Comparator C2 output has no effect on shutdown

bit 2 GxASDC1: CWG Auto-shutdown on Comparator C1 Enable bit

1 = Shutdown when Comparator C1 output (C1OUT_async) is high

0 = Comparator C1 output has no effect on shutdown

bit 1 GxASDFLT: CWG Auto-shutdown on FLT Enable bit

1 = Shutdown when $\overline{CWG1FLT}$ input is low

0 = CWG1FLT input has no effect on shutdown

bit 0 GxASDCLC2: CWG Auto-shutdown on CLC2 Enable bit

1 = Shutdown when CLC2 output (LC2_out) is high

0 = CLC2 output has no effect on shutdown

REGISTER 25-4: CWGxDBR: COMPLEMENTARY WAVEFORM GENERATOR (CWGx) RISING DEAD-BAND COUNT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
_	_	CWGxDBR<5:0>						
bit 7							bit 0	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared q = Value depends on condition

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 CWGxDBR<5:0>: Complementary Waveform Generator (CWGx) Rising Counts

11 1111 = 63-64 counts of dead band 11 1110 = 62-63 counts of dead band

•

•

00 0010 = 2-3 counts of dead band

00 0001 = 1-2 counts of dead band

00 0000 = 0 counts of dead band

REGISTER 25-5: CWGxDBF: COMPLEMENTARY WAVEFORM GENERATOR (CWGx) FALLING DEAD-BAND COUNT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
_	_	CWGxDBF<5:0>						
bit 7							bit 0	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared q = Value depends on condition

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 CWGxDBF<5:0>: Complementary Waveform Generator (CWGx) Falling Counts

11 1111 = 63-64 counts of dead band 11 1110 = 62-63 counts of dead band

•

•

•

00 0010 = 2-3 counts of dead band

00 0001 = 1-2 counts of dead band

00 0000 = 0 counts of dead band. Dead-band generation is bypassed.

TABLE 25-2: SUMMARY OF REGISTERS ASSOCIATED WITH CWG

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA		_		ANSA4	_	ANSA2	ANSA1	ANSA0	99
CWG1CON0	G1EN	G10EB	G10EA	G1POLB	G1POLA	ı		G1CS0	246
CWG1CON1	G1ASDLB<1:0> G		G1ASD	G1ASDLA<1:0>		-	G1IS<1:0>		247
CWG1CON2	G1ASE	G1ARSEN	_	_	G1ASDC2	G1ASDC1	G1ASDSFLT	G1ASDSCLC2	248
CWG1DBF	-	_	CWG1DBF<5:0>						249
CWG1DBR	_	_	CWG1DBR<5:0>						249
TRISA	_	_	TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0	98
TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	102

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by CWG.

Note 1: Unimplemented, read as '1'.

26.0 IN-CIRCUIT SERIAL PROGRAMMING™ (ICSP™)

ICSPTM programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSPTM programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the program memory, user IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSP TM refer to the "PIC12(L)F1501/PIC16(L)F150X Memory Programming Specification" (DS41573).

26.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

26.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC® Flash MCUs to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Words is set to '1', the ICSP Low-Voltage Programming Entry mode is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. MCLR is brought to VIL.
- A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete, $\overline{\text{MCLR}}$ must be held at V_{IL} for as long as Program/Verify mode is to be maintained.


 $\overline{\text{MCLR}}$ Reset function is automatically enabled and cannot be disabled. See **Section 6.5** "MCLR" for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

26.3 Common Programming Interfaces


Connection to a target device is typically done through an ICSP™ header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6-pin, 6-connector) configuration. See Figure 26-1.

FIGURE 26-1: ICD RJ-11 STYLE CONNECTOR INTERFACE



Another connector often found in use with the PICkit™ programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 26-2.


FIGURE 26-2: PICkit™ PROGRAMMER STYLE CONNECTOR INTERFACE



For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 26-3 for more information.

FIGURE 26-3: TYPICAL CONNECTION FOR ICSP™ PROGRAMMING



27.0 INSTRUCTION SET SUMMARY

Each instruction is a 14-bit word containing the operation code (opcode) and all required operands. The opcodes are broken into three broad categories.

- · Byte Oriented
- · Bit Oriented
- · Literal and Control

The literal and control category contains the most varied instruction word format.

Table 27-3 lists the instructions recognized by the MPASM $^{\text{TM}}$ assembler.

All instructions are executed within a single instruction cycle, with the following exceptions, which may take two or three cycles:

- Subroutine takes two cycles (CALL, CALLW)
- Returns from interrupts or subroutines take two cycles (RETURN, RETLW, RETFIE)
- Program branching takes two cycles (GOTO, BRA, BRW, BTFSS, BTFSC, DECFSZ, INCSFZ)
- One additional instruction cycle will be used when any instruction references an indirect file register and the file select register is pointing to program memory.

One instruction cycle consists of 4 oscillator cycles; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution rate of 1 MHz.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

27.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

TABLE 27-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1). The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
n	FSR or INDF number. (0-1)
mm	Pre-post increment-decrement mode selection

TABLE 27-2: ABBREVIATION DESCRIPTIONS

Field	Description
PC	Program Counter
TO	Time-Out bit
С	Carry bit
DC	Digit Carry bit
Z	Zero bit
PD	Power-Down bit

FIGURE 27-1: GENERAL FORMAT FOR INSTRUCTIONS

	IN	<u> </u>				
Byte-oriented file	regis	ster o	ре 6	ration	ıs	0
OPCODE		d		f ((FILE #))
d = 0 for desti d = 1 for desti f = 7-bit file re	inatio	on f		is.		
Bit-oriented file re	giste	er op	era	tions		
13	10	9	7	6		0
OPCODE		b (BI	T #)	f (FILE :	#)
b = 3-bit bit ac f = 7-bit file re			dres	ss		
Literal and contro	l ope	eratio	ons			
General						
13		8	7		/!:(I)	C
OPCODE				K	(literal)	
k = 8-bit imme	ediat	e val	ue			
CALL and GOTO ins	tructi	ions	only	,		
13 11	10					0
OPCODE			k	(litera	l)	
k = 11-bit imm	nedia	te va	lue			
MOVLP instruction o	nlv					
13	71 II Y		7	6		0
OPCODE				_	(literal)	0
OPCODE k = 7-bit imme	ediate			k	(literal)	
OPCODE k = 7-bit imme	ediate			_		0
OPCODE k = 7-bit imme	ediate	e valı	ne	k	(literal)	0
OPCODE k = 7-bit imme MOVLB instruction of 13 OPCODE	ediate	e valı	ne	k		O
NOVLB instruction of 13 OPCODE k = 5-bit imme bear instruction only	ediate	e valı	ne	5 4	k (litera	O al)
NOVLB instruction of 13 OPCODE k = 5-bit imme	ediate	e valı	ne	5 4		O al)
NOVLB instruction of 13 OPCODE k = 5-bit imme bear instruction only	ediate only ediate	e value valu	ne	5 4	k (litera	O al)
OPCODE k = 7-bit imme MOVLB instruction of 13 OPCODE k = 5-bit imme BRA instruction only 13 OPCODE	only ediate	e value valu	ne	5 4	k (litera	0 (list
NOPCODE k = 7-bit imme MOVLB instruction of 13 OPCODE k = 5-bit imme BRA instruction only 13 OPCODE k = 9-bit imme	only ediate	e valu	ue	5 4 k	k (litera	(((((((((((((((((((
OPCODE k = 7-bit imme MOVLB instruction of 13 OPCODE k = 5-bit imme BRA instruction only 13 OPCODE k = 9-bit imme FSR Offset instruct	ediate only ediate	e value e value e value 7	ue 6 n	5 4 k	k (litera	0 (
NOVLB instruction of 13 OPCODE k = 7-bit immed 13 OPCODE k = 5-bit immed 13 OPCODE k = 9-bit immed 13 OPCODE c = 9-bit immed 13 OPCODE n = appropria	ediate only ediate state	e value valu	ue 6 n	5 4 k	k (litera	0 (0
NOPCODE k = 7-bit imme MOVLB instruction of 13 OPCODE k = 5-bit imme BRA instruction only 13 OPCODE k = 9-bit imme 13 OPCODE n = appropria k = 6-bit imme FSR Increment instruction	ediate only ediate state	e value valu	ue 6 n	k 5 4 k	k (literal) k (literal)	0 (0 0
OPCODE k = 7-bit imme MOVLB instruction of 13 OPCODE k = 5-bit imme BRA instruction only 13 OPCODE k = 9-bit imme FSR Offset instruct 13 OPCODE n = appropria k = 6-bit imme FSR Increment instruct 13	ediate properties and the properties are properties and the properties are properties and the properties are properties are properties and the properties are properties ar	e value e value e value 7	ue 6 n	k 5 4 k	k (literal) k (literal)	0 (0 0
NOPCODE k = 7-bit imme MOVLB instruction of 13 OPCODE k = 5-bit imme BRA instruction only 13 OPCODE k = 9-bit imme TSR Offset instruct 13 OPCODE n = appropriat k = 6-bit imme FSR Increment instruct 13 OPCODE n = appropria	ediate properties and the properties are properties and the properties are properties and the properties are properties are properties and the properties are properties ar	e value e value e value 7	ue 6 n	k 5 4 k	k (literal) k (literal)	0

TABLE 27-3: ENHANCED MID-RANGE INSTRUCTION SET

Mnemonic, Operands		Description	Cycles		14-Bit	Opcode	Status	Notes	
		Description	Cycles	MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE	REGISTER OPE	RATIO	NS				
ADDWF	f, d	Add W and f	1	0.0	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	_	Clear W	1	0.0	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	0.0	1001	dfff	ffff	Z	2
DECF	f, d	Decrement f	1	0.0	0011	dfff	ffff	Z	2
INCF	f, d	Increment f	1	0.0	1010	dfff	ffff	Z	2
IORWF	f, d	Inclusive OR W with f	1	0.0	0100	dfff	ffff	Z	2
MOVF	f, d	Move f	1	0.0	1000	dfff	ffff	z	2
MOVWF	f	Move W to f	1	0.0	0000	1fff			2
RLF	f. d	Rotate Left f through Carry	1	00	1101		ffff	С	2
RRF	f, d	Rotate Right f through Carry	1	0.0	1100	dfff		C	2
SUBWF	f, d	Subtract W from f	1	00	0010		ffff	C, DC, Z	2
SUBWFB	f, d	Subtract with Borrow W from f	1	11	1011		ffff	, ,	2
SWAPF	f, d	Swap nibbles in f	1	0.0	1110	dfff	ffff	0,20,2	2
XORWF	f, d	Exclusive OR W with f	1	0.0	0110	dfff	ffff	Z	2
	-, -	BYTE ORIENTED	SKIP OPERATION	ONS				<u> </u>	
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	0.0	1111	dfff	ffff		1, 2
	•	BIT-ORIENTED FILE R	EGISTER OPER	RATION	ıs	•	•	•	
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
		BIT-ORIENTED S	KIP OPERATIO	NS					
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
		LITERAL C	PERATIONS	1				•	
ADDLW	k	Add literal and W	1	11	1110	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k	kkkk		
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk		
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z	
			1	1				1	1

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

^{2:} If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

TABLE 27-3: ENHANCED MID-RANGE INSTRUCTION SET (CONTINUED)

Mnemonic, Operands		Description Cycle	Cycles	14-Bit Opcode			Status	Notes	
		Description		MSb			LSb	Affected	Notes
		CONTROL OPERA	TIONS						
BRA	k	Relative Branch	2	11	001k	kkkk	kkkk		
BRW	_	Relative Branch with W	2	00	0000	0000	1011		
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
CALLW	_	Call Subroutine with W	2	00	0000	0000	1010		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE	k	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	0100	kkkk	kkkk		
RETURN	_	Return from Subroutine	2	00	0000	0000	1000		
		INHERENT OPERA	TIONS	•					'
CLRWDT	_	Clear Watchdog Timer	1	0.0	0000	0110	0100	TO, PD	
NOP	_	No Operation	1	00	0000	0000	0000		
OPTION	_	Load OPTION_REG register with W	1	00	0000	0110	0010		
RESET	_	Software device Reset	1	00	0000	0000	0001		
SLEEP	_	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
TRIS	f	Load TRIS register with W	1	00	0000	0110	Offf		
		C-COMPILER OPT	IMIZED	•					
ADDFSR	n, k	Add Literal k to FSRn	1	11	0001	0nkk	kkkk		
MOVIW	n mm	Move Indirect FSRn to W with pre/post inc/dec	1	0.0	0000	0001	0nmm	Z	2, 3
		modifier, mm					kkkk		
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	0nkk	1nmm	Z	2
MOVWI	n mm	Move W to Indirect FSRn with pre/post inc/dec	1	0.0	0000	0001	kkkk		2, 3
		modifier, mm							
	k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk			2

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

^{2:} If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

^{3:} See Table in the MOVIW and MOVWI instruction descriptions.

27.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn
Syntax:	[label] ADDFSR FSRn, k
Operands:	$-32 \le k \le 31$ $n \in [0, 1]$
Operation:	$FSR(n) + k \rightarrow FSR(n)$
Status Affected:	None
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.
	FSRn is limited to the range 0000h - FFFFh. Moving beyond these bounds will cause the FSR to wrap-around.

ANDLW	AND literal with W
Syntax:	[label] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. $(k) \rightarrow (W)$
Status Affected:	Z
Description:	The contents of W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W register.

ADDLW	Add literal and W
Syntax:	[label] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \rightarrow (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the 8-bit literal 'k' and the result is placed in the W register.

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(W) + (f) \to (destination)$
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ASRF	Arithmetic Right Shift
Syntax:	[label] ASRF f {,d}
Operands:	$0 \le f \le 127$ d $\in [0,1]$
Operation:	$(f<7>)\rightarrow dest<7>$ $(f<7:1>)\rightarrow dest<6:0>,$ $(f<0>)\rightarrow C,$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.

ADDWFC	ADD W and CARRY bit to f
Syntax:	[label] ADDWFC f {,d}
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(W) + (f) + (C) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Add W, the Carry flag and data memory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.

BCF	Bit Clear f
Syntax:	[label] BCF f,b
Operands:	$\begin{aligned} 0 &\leq f \leq 127 \\ 0 &\leq b \leq 7 \end{aligned}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BRA	Relative Branch
Syntax:	[label] BRA label [label] BRA \$+k
Operands:	$-256 \le$ label - PC + 1 ≤ 255 $-256 \le$ k ≤ 255
Operation:	$(PC) + 1 + k \rightarrow PC$
Status Affected:	None
Description:	Add the signed 9-bit literal 'k' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a 2-cycle instruc-

tion. This branch has a limited range.

BRW	Relative Branch with W
Syntax:	[label] BRW
Operands:	None
Operation:	$(PC) + (W) \rightarrow PC$
Status Affected:	None
Description:	Add the contents of W (unsigned) to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + (W). This instruction is a 2-cycle instruction

BSF	Bit Set f
Syntax:	[label] BSF f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Rit 'h' in register 'f' is set

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label]BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f < b >) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

CALL	Call Subroutine
Syntax:	[label] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	(PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<6:3>) \rightarrow PC<14:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruc-

tion.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow \underline{WDT} \text{ prescaler,} \\ 1 \rightarrow \overline{\underline{TO}} \\ 1 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits $\overline{\text{TO}}$ and $\overline{\text{PD}}$ are set.

CALLW	Subroutine Call With W
Syntax:	[label] CALLW
Operands:	None
Operation:	(PC) +1 → TOS, (W) → PC<7:0>, (PCLATH<6:0>) → PC<14:8>
Status Affected:	None
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a 2-cycle

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$00h \to (f)$ $1 \to Z$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

instruction.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$00h \to (W)$ $1 \to Z$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is

DECFSZ	Decrement f, Skip if 0	
Syntax:	[label] DECFSZ f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0	
Status Affected:	None	
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.	

INCFSZ	Increment f, Skip if 0	
Syntax:	[label] INCFSZ f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0	
Status Affected:	None	
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.	

GOTO	Unconditional Branch	
Syntax:	[label] GOTO k	
Operands:	$0 \leq k \leq 2047$	
Operation:	$k \rightarrow PC<10:0>$ PCLATH<6:3> \rightarrow PC<14:11>	
Status Affected:	None	
Description:	GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO	

is a 2-cycle instruction.

IORLW	Inclusive OR literal with W	
Syntax:	[label] IORLW k	
Operands:	$0 \leq k \leq 255$	
Operation:	(W) .OR. $k \rightarrow (W)$	
Status Affected:	Z	
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.	

INCF	Increment f	
Syntax:	[label] INCF f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	(f) + 1 \rightarrow (destination)	
Status Affected:	Z	
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	

IORWF	Inclusive OR W with f	
Syntax:	[label] IORWF f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	(W) .OR. (f) \rightarrow (destination)	
Status Affected:	Z	
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	

LSLF	Logical Left Shift	
Syntax:	[label] LSLF f {,d}	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	$(f<7>) \rightarrow C$ $(f<6:0>) \rightarrow dest<7:1>$ $0 \rightarrow dest<0>$	
Status Affected:	C, Z	
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.	
	C register f ←0	

LSRF	Logical Right Shift		
Syntax:	[label] LSRF f {,d}		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	$0 \rightarrow \text{dest}$ <7> (f<7:1>) $\rightarrow \text{dest}$ <6:0>, (f<0>) $\rightarrow \text{C}$,		
Status Affected:	C, Z		
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.		
	0 → register f C		

MOVF	Move f	
Syntax:	[label] MOVF f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	$(f) \rightarrow (dest)$	
Status Affected:	Z	
Description:	The contents of register f is moved to a destination dependent upon the status of d. If d = 0, destination is W register. If d = 1, the destination is file register f itself. d = 1 is useful to test a file register since status flag Z is affected.	
Words:	1	
Cycles:	1	
Example:	MOVF FSR, 0	
	After Instruction W = value in FSR register Z = 1	

MOVIW	Move INDFn to W	
Syntax:	[label] MOVIW ++FSRn [label] MOVIWFSRn [label] MOVIW FSRn++ [label] MOVIW FSRn [label] MOVIW k[FSRn]	
Operands:	$n \in [0,1]$ $mm \in [00,01, 10, 11]$ $-32 \le k \le 31$	
Operation:	INDFn → W Effective address is determined by • FSR + 1 (preincrement) • FSR - 1 (predecrement) • FSR + k (relative offset) After the Move, the FSR value will be either: • FSR + 1 (all increments) • FSR - 1 (all decrements) • Unchanged	
Status Affected:	Z	

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:	This instruction is used to move data
--------------	---------------------------------------

between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h - FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

MOVLB Move literal to BSR

Syntax:	[label]	MOVLB	k

 $\begin{tabular}{ll} Operands: & 0 \le k \le 31 \\ Operation: & k \to BSR \\ Status \ Affected: & None \\ \end{tabular}$

Description: The 5-bit literal 'k' is loaded into the

Bank Select Register (BSR).

MOVLP	Move literal to PCLATH
Syntax:	[label] MOVLP k
Operands:	$0 \leq k \leq 127$
Operation:	$k \rightarrow PCLATH$
Status Affected:	None
Description:	The 7-bit literal 'k' is loaded into the PCLATH register.

MOVLW	wove	iiterai	το	W

Syntax:	[label] MOVLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The 8-bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's.
Words:	1
Cycles:	1

Example: MOVLW 0x5A

After Instruction W = 0x5A

MOVWF Move W to f

Syntax: [label] MOVWF f
Operands: $0 \le f \le 127$ Operation: $(W) \rightarrow (f)$

Status Affected: None

Description: Move data from W register to register

'f'.

Words: 1
Cycles: 1

Example: MOVWF OPTION REG

Before Instruction

OPTION_REG = 0xFF W = 0x4F

After Instruction

OPTION_REG = 0x4F

I = 0x4F

MOVWI	Move W to INDFn
Syntax:	[label] MOVWI ++FSRn [label] MOVWIFSRn [label] MOVWI FSRn++ [label] MOVWI FSRn [label] MOVWI k[FSRn]
Operands:	$n \in [0,1]$ $mm \in [00,01, 10, 11]$ $-32 \le k \le 31$
Operation:	 W → INDFn Effective address is determined by FSR + 1 (preincrement) FSR - 1 (predecrement) FSR + k (relative offset) After the Move, the FSR value will be either: FSR + 1 (all increments) FSR - 1 (all decrements) Unchanged
Status Affected:	None

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h - FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP
OPTION	Load OPTION_REG Register
Syntax:	with W
Syntax: Operands:	with W [label] OPTION None
Syntax: Operands: Operation:	[label] OPTION None
Operands:	[label] OPTION
Operands: Operation:	[label] OPTION None (W) \rightarrow OPTION_REG
Operands: Operation: Status Affected:	[label] OPTION None (W) → OPTION_REG None Move data from W register to
Operands: Operation: Status Affected: Description:	[label] OPTION None (W) → OPTION_REG None Move data from W register to OPTION_REG register.
Operands: Operation: Status Affected: Description:	[label] OPTION None (W) → OPTION_REG None Move data from W register to OPTION_REG register. Software Reset

RESET	Software Reset
Syntax:	[label] RESET
Operands:	None
Operation:	Execute a device Reset. Resets the nRI flag of the PCON register.
Status Affected:	None
Description:	This instruction provides a way to execute a hardware Reset by software.

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$TOS \rightarrow PC,$ $1 \rightarrow GIE$
Status Affected:	None
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a 2-cycle instruction.
Words:	1
Cycles:	2
Example:	RETFIE
	After Interrupt PC = TOS GIE = 1

RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS \to PC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a 2-cycle instruction.

RETLW	Return with literal in W
Syntax:	[label] RETLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W);$ $TOS \rightarrow PC$
Status Affected:	None
Description:	The W register is loaded with the 8-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a 2-cycle instruction.
Words:	1
Cycles:	2
Example:	CALL TABLE; W contains table ;offset value • ;W now has table value
TABLE	ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; RETLW kn ; End of table Before Instruction
	W = 0x07 After Instruction $W = value of k8$

RLF	Rotate Left f through Carry									
Syntax:	[label] RLF f,d									
Operands:	$0 \le f \le 127$ $d \in [0,1]$									
Operation:	See description below									
Status Affected:	С									
Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.									
	C Register f									
Words:	1									
Cycles:	1									
Example:	RLF REG1,0									
	Before Instruction									
	REG1 = 1110 0110									
	C = 0									
	After Instruction									
	REG1 = 1110 0110									
	W = 1100 1100									
	C = 1									

RRF Rotate Right f through Carry

[label] RRF f,d Syntax:

Operands: $0 \le f \le 127$

 $d \in [0,1]$


See description below Operation:

Status Affected:

Description: The contents of register 'f' are rotated

one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is

placed back in register 'f'.



Syntax: [label] SUBLW k Operands: $0 \le k \le 255$ Operation: $k - (W) \rightarrow (W)$ Status Affected: C, DC, Z Description: The W register is subtracted (2's complement method) from the 8-bit literal

Subtract W from literal

'k'. The result is placed in the W regis-

SUBLW

C = 0	W > k
C = 1	$W \leq k $
DC = 0	W<3:0> > k<3:0>
DC = 1	W<3:0> ≤ k<3:0>

SLEEP Enter Sleep mode

Syntax: [label] SLEEP

Operands: None

Operation: $00h \rightarrow WDT$,

 $0 \rightarrow WDT$ prescaler,

 $1 \rightarrow TO$, $0 \rightarrow \overline{\mathsf{PD}}$

TO, PD Status Affected:

The power-down Status bit, PD is Description:

> cleared. Time-out Status bit, TO is set. Watchdog Timer and its pres-

caler are cleared.

The processor is put into Sleep mode

with the oscillator stopped.

SUBWF Subtract W from f

Syntax: [label] SUBWF f,d

Operands: $0 \le f \le 127$

 $d \in [0,1]$

Operation: (f) - (W) → (destination)

Status Affected: C, DC, Z

Description: Subtract (2's complement method) W

register from register 'f'. If 'd' is '0', the

result is stored in the W

register. If 'd' is '1', the result is stored

back in register 'f.

C = 0	W > f
C = 1	$W \leq f$
DC = 0	W<3:0> > f<3:0>
DC = 1	W<3:0> ≤ f<3:0>

SUBWFB Subtract W from f with Borrow

Syntax: SUBWFB f {,d}

Operands: $0 \le f \le 127$

 $d \in \left[0,1\right]$

Operation: $(f) - (W) - (\overline{B}) \rightarrow dest$

Status Affected: C, DC, Z

Description: Subtract W and the BORROW flag

(CARRY) from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is

stored back in register 'f'.

SWAPF	Swap Nibbles in f								
Syntax:	[label] SWAPF f,d								
Operands:	$0 \le f \le 127$ $d \in [0,1]$								
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$								
Status Affected:	None								
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.								

XORLW	Exclusive OR literal with W							
Syntax:	[label] XORLW k							
Operands:	$0 \leq k \leq 255$							
Operation:	(W) .XOR. $k \rightarrow (W)$							
Status Affected:	Z							
Description:	The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register.							

TRIS	Load TRIS Register with W						
Syntax:	[label] TRIS f						
Operands:	$5 \leq f \leq 7$						
Operation:	$(W) \rightarrow TRIS register 'f'$						
Status Affected:	None						
Description:	Move data from W register to TRIS register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded. When 'f' = 7, TRISC is loaded.						

XORWF	Exclusive OR W with f								
Syntax:	[label] XORWF f,d								
Operands:	$0 \le f \le 127$ d $\in [0,1]$								
Operation:	(W) .XOR. (f) \rightarrow (destination)								
Status Affected:	Z								
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.								

28.0 ELECTRICAL SPECIFICATIONS

28.1 Absolute Maximum Ratings^(†)

Ambient temperature under bias	
Storage temperature	65°C to +150°C
Voltage on pins with respect to Vss	
on VDD pin	
PIC16F1503	0.3V to +6.5V
PIC16LF1503	0.3V to +4.0V
on MCLR pin	0.3V to +9.0V
on all other pins	0.3V to (VDD + 0.3V)
Maximum current	
on Vss pin ⁽¹⁾	
$-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$	85 mA
$-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$	35 mA
on VDD pin ⁽¹⁾	
$-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$	85 mA
$-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$	
on any I/O pin	±25 mA
Clamp current, IK (VPIN < 0 or VPIN > VDD)	

Note 1: Maximum current rating requires even load distribution across I/O pins. Maximum current rating may be limited by the device package power dissipation characterizations, see **Section x.x "Thermal Characteristics"** to calculate device specifications.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

28.2 Standard Operating Conditions

The standard operating conditions for any device are defined as:

 $\begin{array}{ll} \text{Operating Voltage:} & \text{VDDMIN} \leq \text{VDD} \leq \text{VDDMAX} \\ \text{Operating Temperature:} & \text{Ta_MIN} \leq \text{Ta} \leq \text{Ta_MAX} \end{array}$

VDD — Operating Supply Voltage⁽¹⁾

TA —

PIC16LF1503		
VDDMIN (Fosc ≤ 1	6 MHz)	+1.8V
VDDMIN (16 MHz	< Fosc ≤ 20 MHz)	+2.5V
VDDMAX		+3.6V
PIC16F1503		
VDDMIN (Fosc ≤ 1	6 MHz)	+2.3V
VDDMIN (16 MHz	< Fosc ≤ 20 MHz)	+2.5V
VDDMAX		+5.5V
- Operating Ambient Tempe	erature Range	
Industrial Temperature		
TA_MIN		-40°C
TA_MAX		+85°C
Extended Temperature		
TA_MIN		40°C

Note 1: See Parameter D001, DC Characteristics: Supply Voltage.







FIGURE 28-2: VOLTAGE FREQUENCY GRAPH, -40°C ≤ TA ≤ +125°C, PIC16LF1503 ONLY



28.3 DC Characteristics

TABLE 28-1: SUPPLY VOLTAGE

PIC16LF1503 Standard Operation					ting Con	ditions (unless otherwise stated)		
PIC16F1503									
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
D001	VDD	Supply Voltage							
			VDDMIN 1.8 2.5	_	VDDMAX 3.6 3.6	V V	Fosc ≤ 16 MHz Fosc ≤ 20 MHz		
D001			2.3 2.5	_	5.5 5.5	V	Fosc ≤ 16 MHz Fosc ≤ 20 MHz		
D002*	VDR	RAM Data Retention Voltage ⁽¹⁾							
			1.5	_	_	V	Device in Sleep mode		
D002*			1.7	_	_	V	Device in Sleep mode		
D002A*	VPOR	Power-on Reset Release Voltage ⁽²⁾							
				1.6	_	V			
D002A*			_	1.6	_	V			
D002B*	VPORR*	Power-on Reset Rearm Voltage ⁽²⁾	Power-on Reset Rearm Voltage ⁽²⁾						
			_	0.8	_	V			
D002B*			_	1.5	_	V			
D003	VFVR	Fixed Voltage Reference Voltage							
		1x gain (1.024V nominal) 2x gain (2.048V nominal) 4x gain (4.096V nominal)	-4	_	+4	%	$\begin{split} &V \text{DD} \geq 2.5 \text{V, } -40 ^{\circ} \text{C} \leq \text{TA} \leq +85 ^{\circ} \text{C} \\ &V \text{DD} \geq 2.5 \text{V, } -40 ^{\circ} \text{C} \leq \text{TA} \leq +85 ^{\circ} \text{C} \\ &V \text{DD} \geq 4.75 \text{V, } -40 ^{\circ} \text{C} \leq \text{TA} \leq +85 ^{\circ} \text{C} \end{split}$		
D004*	SVDD	VDD Rise Rate ⁽²⁾	0.05		_	V/ms	Ensures that the Power-on Reset signal is released properly.		

These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

^{2:} See Figure 28-3, POR and POR REARM with Slow Rising VDD.






TABLE 28-2: SUPPLY CURRENT (IDD)^(1,2)

PIC16LF	1503	Standard Operating Conditions (unless otherwise stated)							
PIC16F1	503								
Param. Device							Conditions		
No.	Characteristics	Min.	Тур†	Max.	Units	VDD	Note		
D013		_	30	65	μА	1.8	Fosc = 1 MHz,		
		_	55	100	μΑ	3.0	External Clock (ECM), Medium-Power mode		
D013		_	65	110	μΑ	2.3	Fosc = 1 MHz,		
		_	85	140	μΑ	3.0	External Clock (ECM), Medium-Power mode		
		_	115	190	μΑ	5.0	wealum-Power mode		
D014		_	115	190	μΑ	1.8	Fosc = 4 MHz,		
		_	210	310	μΑ	3.0	External Clock (ECM), Medium-Power mode		
D014		_	180	270	μΑ	2.3	Fosc = 4 MHz,		
		_	240	365	μΑ	3.0	External Clock (ECM),		
		_	295	460	μΑ	5.0	Medium-Power mode		
D015		_	3.2	12	μΑ	1.8	Fosc = 31 kHz,		
			5.4	20	μΑ	3.0	LFINTOSC, -40°C ≤ TA ≤ +85°C		
D015		_	13	28	μΑ	2.3	Fosc = 31 kHz,		
		_	15	30	μΑ	3.0	LFINTOSC,		
		_	17	36	μΑ	5.0	-40°C ≤ TA ≤ +85°C		
D016		_	215	360	μΑ	1.8	Fosc = 500 kHz,		
			275	480	μΑ	3.0	HFINTOSC		
D016		_	270	450	μΑ	2.3	Fosc = 500 kHz,		
		_	300	500	μΑ	3.0	HFINTOSC		
		_	350	620	μΑ	5.0			
D017*		_	410	660	μΑ	1.8	Fosc = 8 MHz,		
		_	630	970	μΑ	3.0	HFINTOSC		
D017*		_	530	750	μΑ	2.3	Fosc = 8 MHz,		
		_	660	1100	μΑ	3.0	HFINTOSC		
		_	730	1200	μΑ	5.0			
D018		_	600	940	μΑ	1.8	Fosc = 16 MHz,		
		_	970	1400	μА	3.0	HFINTOSC		
D018		_	780	1200	μΑ	2.3	Fosc = 16 MHz,		
		_	1000	1550	μА	3.0	HFINTOSC		
		_	1090	1700	μА	5.0			

These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss; MCLR = VDD; WDT disabled.

^{2:} The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

TABLE 28-2: SUPPLY CURRENT (IDD)^(1,2) (CONTINUED)

PIC16LF	1503	Standard Operating Conditions (unless otherwise stated)						
PIC16F1	503							
Param.	Device	Min	Tunt	May	Units		Conditions	
No.	Characteristics	Min.	Typ†	Max.	Units	V DD	Note	
D019C		_	1030	1500	μА	3.0	Fosc = 20 MHz, External Clock (ECH), High-Power mode	
D019C		_	1060	1600	μΑ	3.0	Fosc = 20 MHz,	
		_	1220	1800	μΑ	5.0	External Clock (ECH), High-Power mode	
D019A		_	6	16	μΑ	1.8	Fosc = 32 kHz,	
		_	8	22	μΑ	3.0	External Clock (ECL), Low-Power mode	
D019A		_	13	28	μΑ	2.3	Fosc = 32 kHz,	
		_	15	31	μΑ	3.0	External Clock (ECL), Low-Power mode	
		_	16	36	μΑ	5.0	Low-Power mode	
D019B		_	19	35	μΑ	1.8	Fosc = 500 kHz,	
		_	32	55	μΑ	3.0	External Clock (ECL), Low-Power mode	
D019B		_	31	52	μΑ	2.3	Fosc = 500 kHz,	
			38	65	μΑ	3.0	External Clock (ECL), Low-Power mode	
		_	44	74	μΑ	5.0	Low-Power mode	

^{*} These parameters are characterized but not tested.

- Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss; MCLR = VDD; WDT disabled.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 28-3: POWER-DOWN CURRENTS (IPD)(1,2)

PIC16LF1	503		Operating Conditions: (unless otherwise stated) Low-Power Sleep Mode									
PIC16F15	03	Low-Po	ower Sle	ep Mode,	VREGPM	= 1						
Param.	Parties Observatoriation			Max.	Max.	1114-		Conditions				
No.	Device Characteristics	Min.	Тур†	+85°C	+125°C	Units	V DD	Note				
D022	Base IPD	_	0.020	1.0	8.0	μА	1.8	WDT, BOR, FVR and SOSC				
		_	0.025	2.0	9.0	μА	3.0	disabled, all Peripherals inactive				
D022	Base IPD	_	0.25	3.0	10	μА	2.3	WDT, BOR, FVR and SOSC				
		_	0.30	4.0	12	μΑ	3.0	disabled, all Peripherals inactive, Low-Power Sleep mode				
		_	0.40	6.0	15	μΑ	5.0	Low-Power Sleep filode				
D022A	Base IPD	_	9.8	16	18	μΑ	2.3	WDT, BOR, FVR and SOSC				
		_	10.3	18	20	μΑ	3.0	disabled, all Peripherals inactive,				
		_	11.5	21	26	μА	5.0	Normal-Power Sleep mode, VREGPM = 0				
D023		_	0.26	2.0	9.0	μА	1.8	WDT Current				
		_	0.44	3.0	10	μА	3.0					
D023		_	0.43	6.0	15	μА	2.3	WDT Current				
		_	0.53	7.0	20	μА	3.0					
		_	0.64	8.0	22	μА	5.0					
D023A			15	28	30	μА	1.8	FVR Current				
		_	18	30	33	μА	3.0					
D023A		_	18	33	35	μА	2.3	FVR Current				
		_	19	35	37	μА	3.0					
		_	20	37	39	μА	5.0					
D024		_	6.0	17	20	μА	3.0	BOR Current				
D024		_	7.0	17	30	μΑ	3.0	BOR Current				
		_	8.0	20	40	μА	5.0					
D24A		_	0.1	4.0	10	μА	3.0	LPBOR Current				
D24A		_	0.35	5.0	14	μΑ	3.0	LPBOR Current				
		_	0.45	8.0	17	μА	5.0					

^{*} These parameters are characterized but not tested.

Note 1: The peripheral Δ current can be determined by subtracting the base IPD current from this limit. Max. values should be used when calculating total current consumption.

3: ADC clock source is FRC.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{2:} The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to Vss.

TABLE 28-3: POWER-DOWN CURRENTS (IPD)(1,2) (CONTINUED)

PIC16LF1	503		Operating Conditions: (unless otherwise stated) Low-Power Sleep Mode									
PIC16F150	03	Low-Po	Low-Power Sleep Mode, VREGPM = 1									
Param.	Device Characteristics	Min.	Tunt	Max.	Max.	Units	Conditions					
No.	Device Characteristics	IVIIII.	Typ†	+85°C	+125°C	Ullits	V DD	Note				
D026		_	0.11	1.5	9.0	μА	1.8	ADC Current (Note 3),				
			0.12	2.7	12	μΑ	3.0	No conversion in progress				
D026		_	0.30	4.0	11	μΑ	2.3	ADC Current (Note 3),				
		_	0.35	5.0	13	μΑ	3.0	No conversion in progress				
		_	0.45	8.0	16	μΑ	5.0					
D026A*		_	250	_	_	μА	1.8	ADC Current (Note 3),				
			250	_	_	μΑ	3.0	Conversion in progress				
D026A*		_	280	_	_	μА	2.3	ADC Current (Note 3),				
		_	280	_	_	μА	3.0	Conversion in progress				
			280	_	_	μΑ	5.0					
D027		_	7	22	25	μА	1.8	Comparator,				
		_	8	23	27	μА	3.0	CxSP = 0				
D027		_	17	35	37	μА	2.3	Comparator,				
		_	18	37	38	μА	3.0	CxSP = 0				
		_	19	38	40	μΑ	5.0					

^{*} These parameters are characterized but not tested.

Note 1: The peripheral Δ current can be determined by subtracting the base IPD current from this limit. Max. values should be used when calculating total current consumption.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{2:} The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to Vss.

^{3:} ADC clock source is FRC.

TABLE 28-4: I/O PORTS

Standard Operating Conditions (unless otherwise stated)

Param. No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions					
	VIL	Input Low Voltage										
		I/O PORT:										
D030		with TTL buffer	_	_	0.8	V	$4.5V \le VDD \le 5.5V$					
D030A			_	_	0.15 VDD	V	1.8V ≤ VDD ≤ 4.5V					
D031		with Schmitt Trigger buffer	_	_	0.2 VDD	V	$2.0V \le VDD \le 5.5V$					
		with I ² C™ levels	_	_	0.3 VDD	V						
		with SMbus levels	_	_	0.8	V	$2.7V \le VDD \le 5.5V$					
D032		MCLR	_	_	0.2 VDD	V						
	VIH	Input High Voltage										
		I/O PORT:										
D040		with TTL buffer	2.0	_	_	V	$4.5V \leq VDD \leq 5.5V$					
D040A			0.25 VDD + 0.8	_	1	V	$1.8V \leq V \text{DD} \leq 4.5V$					
D041		with Schmitt Trigger buffer	0.8 VDD	_	_	V	$2.0V \leq V \text{DD} \leq 5.5V$					
		with I ² C™ levels	0.7 VDD	_	_	V						
		with SMbus levels	2.1	_	_	V	$2.7V \leq VDD \leq 5.5V$					
D042		MCLR	0.8 VDD	_	_	V						
	lı∟	Input Leakage Current ⁽¹⁾										
D060		I/O Ports	_	± 5	± 125	nA	VSS ≤ VPIN ≤ VDD, Pin at high-impedance, 85°C					
			_	± 5	± 1000	nA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance, 125°C					
D061		MCLR ⁽²⁾	_	± 50	± 200	nA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance, 85°C					
	IPUR	Weak Pull-up Current										
D070*			25	100	200	μА	VDD = 3.3V, VPIN = VSS					
			25	140	300	μΑ	VDD = 5.0V, VPIN = VSS					
	VOL	Output Low Voltage										
D080		I/O Ports	_	_	0.6	V	IOL = 8 mA, VDD = 5V IOL = 6 mA, VDD = 3.3V IOL = 1.8 mA, VDD = 1.8V					
	Vон	Output High Voltage	1			1	1					
D090		I/O Ports	VDD - 0.7	_	_	٧	IOH = 3.5 mA, VDD = 5V IOH = 3 mA, VDD = 3.3V IOH = 1 mA, VDD = 1.8V					
	1	0	tions on Out	out Dino	1	<u> </u>	<u> </u>					
		Capacitive Loading Specifica	tions on Outi	put Pilis								

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Negative current is defined as current sourced by the pin.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

TABLE 28-5: MEMORY PROGRAMMING SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)

Param. No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions
		Program Memory Programming Specifications					
D110	VIHH	Voltage on MCLR/VPP pin	8.0	_	9.0	V	(Note 2)
D111	IDDP	Supply Current during Programming	_		10	mA	
D112	VBE	VDD for Bulk Erase	2.7	_	VDDMAX	V	
D113	VPEW	VDD for Write or Row Erase	VDDMIN		VDDMAX	V	
D114	IPPPGM	Current on MCLR/VPP during Erase/Write	_	1.0	_	mA	
D115	IDDPGM	Current on VDD during Erase/Write	_	5.0	_	mA	
		Program Flash Memory					
D121	ЕР	Cell Endurance	10K	-	_	E/W	-40°C ≤ TA ≤ +85°C (Note 1)
D122	VPRW	VDD for Read/Write	VDDMIN	_	VDDMAX	V	
D123	Tıw	Self-timed Write Cycle Time	_	2	2.5	ms	
D124	TRETD	Characteristic Retention	_	40	_	Year	Provided no other specifications are violated
D125	EHEFC	High-Endurance Flash Cell	100K	_	_	E/W	0°C ≤ Ta ≤ +60°C, lower byte last 128 addresses

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Self-write and Block Erase.

^{2:} Required only if single-supply programming is disabled.

28.4 Thermal Considerations

Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +125°C Param Units Conditions Sym. Characteristic Тур. No. TH01 °C/W 14-pin PDIP package $\theta \mathsf{JA}$ Thermal Resistance Junction to Ambient 70 °C/W 14-pin SOIC package 95.3 °C/W 14-pin TSSOP package 100 55.3 °C/W 16-pin QFN 3X3X0.9mm package 52.3 °C/W 16-pin UQFN 3X3X0.5mm package TH02 θЈС 32.75 °C/W Thermal Resistance Junction to Case 14-pin PDIP package °C/W 31 14-pin SOIC package °C/W 14-pin TSSOP package 24.4 °C/W 10 16-pin QFN 3X3X0.9mm package °C/W 11 16-pin UQFN 3X3X0.5mm package TH03 **TJMAX** Maximum Junction Temperature 150 °C TH04 PD Power Dissipation W PD = PINTERNAL + PI/O TH05 PINTERNAL = IDD x VDD⁽¹⁾ PINTERNAL Internal Power Dissipation W TH06 Pı/o W $PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$ I/O Power Dissipation

W

PDER = PDMAX (TJ - TA)/ θ JA⁽²⁾

Note 1:IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature.

Derated Power

PDER

TH07

3: T_J = Junction Temperature.

28.5 AC Characteristics

Timing Parameter Symbology has been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

T			
F	Frequency	Т	Time
Lo	owercase letters (pp) and their meanings:		

рр			
СС	CCP1	osc	CLKIN
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDIx	sc	SCKx
do	SDO	SS	SS
dt	Data in	t0	T0CKI
io	I/O PORT	t1	T1CKI
mc	MCLR	wr	WR

Uppercase letters and their meanings:

S	-		
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance

FIGURE 28-4: LOAD CONDITIONS




FIGURE 28-5: CLOCK TIMING




TABLE 28-6: CLOCK OSCILLATOR TIMING REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)

Param. No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions						
OS01	Fosc	External CLKIN Frequency(1)	DC	_	0.5	MHz	External Clock (ECL)						
			DC	_	4	MHz	External Clock (ECM)						
			DC	_	20	MHz	External Clock (ECH)						
OS02	Tosc	External CLKIN Period ⁽¹⁾	50	_	8	ns	External Clock (EC)						
OS03	TCY	Instruction Cycle Time ⁽¹⁾	200	Tcy	DC	ns	Tcy = 4/Fosc						

These parameters are characterized but not tested.

Note 1:Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to CLKIN pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 28-7: OSCILLATOR PARAMETERS

Standar	Standard Operating Conditions (unless otherwise stated)										
Param. No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions			
OS08	HFosc	Internal Calibrated HFINTOSC Frequency ⁽¹⁾	±2%	1	16.0	1	MHz	VDD = 3.0V, TA = 25°C, (Note 2)			
OS09	LFosc	Internal LFINTOSC Frequency	_	_	31	_	kHz	(Note 3)			
OS10*	Tiosc st	HFINTOSC Wake-up from Sleep Start-up Time	_	_	5	15	μS				
OS10A*	TLFOSC ST	LFINTOSC Wake-up from Sleep Start-up Time	_	_	0.5	_	ms	-40°C ≤ TA ≤ +125°C			

- These parameters are characterized but not tested.
- Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1:To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.
 - 2: See Figure 28-6: "HFINTOSC Frequency Accuracy over Device VDD and Temperature", Figure 29-60: "HFINTOSC Accuracy Over Temperature, VDD = 1.8V, PIC16LF1503 Only", and Figure 29-61: "HFINTOSC Accuracy Over Temperature, 2.3V ≤ VDD ≤ 5.5V".
 - 3: See Figure 29-58: "LFINTOSC Frequency over VDD and Temperature, PIC16LF1503 Only", and Figure 29-59: "LFINTOSC Frequency over VDD and Temperature, PIC16F1503".

FIGURE 28-6: HFINTOSC FREQUENCY ACCURACY OVER VDD AND TEMPERATURE




FIGURE 28-7: CLKOUT AND I/O TIMING




TABLE 28-8: CLKOUT AND I/O TIMING PARAMETERS

Standard	Standard Operating Conditions (unless otherwise stated)											
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions					
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ ⁽¹⁾	_	_	70	ns	$3.3 \text{V} \leq \text{VDD} \leq 5.0 \text{V}$					
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ ⁽¹⁾	_	_	72	ns	$3.3V \leq V_{DD} \leq 5.0V$					
OS13	TckL2ioV	CLKOUT↓ to Port out valid ⁽¹⁾	_	_	20	ns						
OS14	TioV2ckH	Port input valid before CLKOUT↑ ⁽¹⁾	Tosc + 200 ns	_	_	ns						
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	_	50	70*	ns	$3.3V \leq V_{DD} \leq 5.0V$					
OS16	TosH2ioI	Fosc↑ (Q2 cycle) to Port input invalid (I/O in setup time)	50	_	_	ns	$3.3 \text{V} \leq \text{VDD} \leq 5.0 \text{V}$					
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	_	_	ns						
OS18*	TioR	Port output rise time	_	40	72	ns	VDD = 1.8V					
			_	15	32		$3.3V \le VDD \le 5.0V$					
OS19*	TioF	Port output fall time	_	28	55	ns	VDD = 1.8V					
			_	15	30		$3.3V \leq V \text{DD} \leq 5.0V$					
OS20*	Tinp	INT pin input high or low time	25	_	_	ns						
OS21*	Tioc	Interrupt-on-change new input level time	25	_	_	ns						

^{*} These parameters are characterized but not tested.

Note 1: Measurements are taken in EXTRC mode where CLKOUT output is 4 x Tosc.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.

FIGURE 28-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING





TABLE 28-9: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET PARAMETERS

Standar	Standard Operating Conditions (unless otherwise stated)										
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
30	ТмсL	MCLR Pulse Width (low)	2	_		μS					
31	TWDTLP	Low-Power Watchdog Timer Time-out Period	10	16	27	ms	VDD = 3.3V-5V, 1:16 Prescaler used				
33*	TPWRT	Power-up Timer Period	40	65	140	ms	PWRTE = 0				
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.0	μS					
35	VBOR	Brown-out Reset Voltage ⁽¹⁾	2.55	2.70	2.85	V	BORV = 0				
			2.35 1.80	2.45 1.90	2.58 2.05	V V	BORV = 1 (PIC16F1503) BORV = 1 (PIC16LF1503)				
36*	VHYST	Brown-out Reset Hysteresis	0	25	75	mV	$-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$				
37*	TBORDC	Brown-out Reset DC Response Time	1	16	35	μS	VDD ≤ VBOR				
38	VLPBOR	Low-Power Brown-Out Reset Voltage	1.8	2.1	2.5	V	LPBOR = 1				

^{*} These parameters are characterized but not tested.

Note 1: To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. $0.1~\mu F$ and $0.01~\mu F$ values in parallel are recommended.

FIGURE 28-9: BROWN-OUT RESET TIMING AND CHARACTERISTICS



[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

T0CKI T1CKI TMR0 or TMR1

FIGURE 28-10: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS

TABLE 28-10: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Standa	Standard Operating Conditions (unless otherwise stated)										
Param. No.	Sym.		Characteristic		Min.	Тур†	Max.	Units	Conditions		
40*	Тт0Н	T0CKI High F	Pulse Width No Prescaler		0.5 Tcy + 20	_	_	ns			
		With Prescaler		10	_	_	ns				
41*	TT0L	T0CKI Low F	ulse Width	No Prescaler	0.5 Tcy + 20	_	_	ns			
		With Prescaler		10	_	_	ns				
42*	Тт0Р	T0CKI Period			Greater of: 20 or <u>TCY + 40</u> N	_	_	ns	N = prescale value		
45*	T⊤1H	T1CKI High	Synchronous, I	No Prescaler	0.5 Tcy + 20	_	-	ns			
		Time	Synchronous, with Prescaler		15	_	_	ns			
			Asynchronous		30	_	_	ns			
46*	TT1L	T1CKI Low Time	Synchronous, I	No Prescaler	0.5 Tcy + 20	_	_	ns			
			Synchronous, v	with Prescaler	15	_	_	ns			
			Asynchronous		30	_	_	ns			
47*	Тт1Р	T1CKI Input Period	Synchronous		Greater of: 30 or TCY + 40 N	_	_	ns	N = prescale value		
			Asynchronous		60	_	_	ns			
49*	TCKEZTMR1	Delay from E Increment	xternal Clock E	dge to Timer	2 Tosc		7 Tosc	_	Timers in Sync mode		

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 28-11: CLC PROPAGATION TIMING




TABLE 28-11: CONFIGURATION LOGIC CELL (CLC) CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)							
Param. No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions
CLC01*	TCLCIN	CLC input time	_	7	_	ns	
CLC02*	TCLC	CLC module input to output propagation time	_	24	_	ns	VDD = 1.8V
			_	12	_	ns	VDD > 3.6V
CLC03*	TCLCOUT	CLC output time Rise Time	_	OS18	_	_	(Note 1)
		Fall Time	_	OS19	_	_	(Note 1)
CLC04*	FCLCMAX	CLC maximum switching frequency	_	45	_	MHz	

^{*} These parameters are characterized but not tested.

Note 1:See Table 28-8 for OS18 and OS19 rise and fall times.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 28-12: ANALOG-TO-DIGITAL CONVERTER (ADC) CHARACTERISTICS^(1,2,3)

Operating Conditions (unless otherwise stated) VDD = 3.0V, $TA = 25^{\circ}C$

Param. Sym. Characteristic Min. Typ† Max. Units Conditions No. AD01 NR Resolution 10 bit AD02 EIL Integral Error ±1 ±1.7 LSb VREF = 3.0VAD03 **E**DL Differential Error LSb No missing codes ±1 ±1 VREF = 3.0V LSb AD04 **E**OFF Offset Error ±2.5 **VREF = 3.0V** ±1 AD05 Egn Gain Error ±1 ±2.0 LSb VREF = 3.0VAD06 VREF Reference Voltage 1.8 VDD V VREF = (VRPOS - VRNEG) (Note 4) AD07 Vain Full-Scale Range Vss VREF ٧ Recommended Impedance of AD08 ZAIN 10 $k\Omega$ Can go higher if external 0.01µF capacitor is Analog Voltage Source present on input pin.

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1:Total Absolute Error includes integral, differential, offset and gain errors.

- 2: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.
- 3: See Section 29.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.
- 4: ADC VREF is selected by ADPREF<0> bit.

FIGURE 28-12: ADC CONVERSION TIMING (ADC CLOCK Fosc-BASED)





FIGURE 28-13: ADC CONVERSION TIMING (ADC CLOCK FROM FRC)



Note 1:If the ADC clock source is selected as FRC, a time of Tcy is added before the ADC clock starts. This allows the SLEEP instruction to be executed.

TABLE 28-13: ADC CONVERSION REQUIREMENTS

Standar	Standard Operating Conditions (unless otherwise stated)									
Param. No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions			
AD130*	TAD	ADC Clock Period (TADC)	1.0	_	6.0	μS	Fosc-based			
		ADC Internal FRC Oscillator Period (TFRC)	1.0	2.0	6.0	μS	ADCS<2:0> = $\times 11$ (ADC FRC mode)			
AD131	TCNV	Conversion Time (not including Acquisition Time) ⁽¹⁾	_	11	_	TAD	Set GO/DONE bit to conversion complete			
AD132*	TACQ	Acquisition Time	_	5.0	_	μS				
AD133*	THCD	Holding Capacitor Disconnect Time	_	1/2 TAD 1/2 TAD + 1TCY	_		Fosc-based ADCS<2:0> = x11 (ADC FRC mode)			

^{*} These parameters are characterized but not tested.

Note 1: The ADRES register may be read on the following TcY cycle.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 28-14: COMPARATOR SPECIFICATIONS⁽¹⁾

Operating Conditions (unless otherwise stated) VDD = 3.0V, $TA = 25^{\circ}C$

· · · · ·							
Param. No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments
CM01	VIOFF	Input Offset Voltage		±7.5	±60	mV	CxSP = 1, Vicm = VDD/2
CM02	VICM	Input Common Mode Voltage	0	_	VDD	V	
CM03	CMRR	Common Mode Rejection Ration	_	50	_	dB	
CM04A		Response Time Rising Edge	_	400	800	ns	CxSP = 1
CM04B	TRESP ⁽²⁾	Response Time Falling Edge	_	200	400	ns	CxSP = 1
CM04C	TRESPY /	Response Time Rising Edge	_	1200	_	ns	CxSP = 0
CM04D		Response Time Falling Edge	_	550	_	ns	CxSP = 0
CM05*	Тмс2о∨	Comparator Mode Change to Output Valid	_	_	10	μS	
CM06	CHYSTER	Comparator Hysteresis	_	25	_	mV	CxHYS = 1, CxSP = 1

^{*} These parameters are characterized but not tested.

Note 1: See Section 29.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.

^{2:} Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to VDD.

FIGURE 28-14: DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS⁽¹⁾ SPI MASTER


Operating Conditions (unless otherwise stated)

 $VDD = 3.0V, TA = 25^{\circ}C$

Param. No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments
DAC01*	CLSB	Step Size	_	VDD/32	_	V	
DAC02*	CACC	Absolute Accuracy	_	_	± 1/2	LSb	
DAC03*	CR	Unit Resistor Value (R)	_	5K	_	Ω	
DAC04*	CsT	Settling Time ⁽²⁾	_	_	10	μS	

- These parameters are characterized but not tested.
- Note 1: See Section 29.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.
 - 2: Settling time measured while DACR<4:0> transitions from '00000' to '01111'.

MODE TIMING (CKE = 0, SMP = 0)



Note: Refer to Figure 28-4 for load conditions.

FIGURE 28-15: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)





FIGURE 28-16: SPI SLAVE MODE TIMING (CKE = 0)






FIGURE 28-17: SPI SLAVE MODE TIMING (CKE = 1)

TABLE 28-15: SPI MODE REQUIREMENTS

Standar	Standard Operating Conditions (unless otherwise stated)									
Param. No.	Symbol	Characteristic	Min.	Тур†	Max.	Units	Conditions			
SP70*	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input	2.25 TcY	_	_	ns				
SP71*	TscH	SCK input high time (Slave mode)	1 Tcy + 20	_	_	ns				
SP72*	TscL	SCK input low time (Slave mode)	1 Tcy + 20	_	_	ns				
SP73*	TDIV2SCH, TDIV2SCL	Setup time of SDI data input to SCK edge	100	_	_	ns				
SP74*	TscH2DIL, TscL2DIL	Hold time of SDI data input to SCK edge	100	_	_	ns				
SP75*	TDOR	SDO data output rise time	_	10	25	ns	$3.0V \leq V \text{DD} \leq 5.5V$			
			_	25	50	ns	$1.8V \leq V \text{DD} \leq 5.5V$			
SP76*	TDOF	SDO data output fall time	_	10	25	ns				
SP77*	TssH2DoZ	SS↑ to SDO output high-impedance	10	_	50	ns				
SP78*	TscR	SCK output rise time	_	10	25	ns	$3.0V \leq V_{DD} \leq 5.5V$			
		(Master mode)		25	50	ns	$1.8V \leq V_{DD} \leq 5.5V$			
SP79*	TscF	SCK output fall time (Master mode)	_	10	25	ns				
SP80*	TscH2DoV,	SDO data output valid after SCK	_	_	50	ns	$3.0V \leq V \text{DD} \leq 5.5V$			
	TscL2DoV	edge		_	145	ns	$1.8V \leq V \text{DD} \leq 5.5V$			

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Standard Operating Conditions (unless otherwise stated)									
Param. No.	Symbol	Characteristic	Min.	Тур†	Max.	Units	Conditions		
SP81*	TDOV2scH, TDOV2scL	SDO data output setup to SCK edge	1 Tcy	_	_	ns			
SP82*	TssL2DoV	SDO data output valid after SS↓ edge	_	_	50	ns			
SP83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	1.5 Tcy + 40			ns			

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 28-18: I²C™ BUS START/STOP BITS TIMING




TABLE 28-16: I²C™ BUS START/STOP BITS REQUIREMENTS

Param. No.	Symbol	Charac	teristic	Min.	Тур	Max.	Units	Conditions	
SP90*	Tsu:sta	Start condition	100 kHz mode	4700	_	_	ns	Only relevant for Repeated	
		Setup time	400 kHz mode	600	_	_		Start condition	
SP91*	THD:STA	Start condition	100 kHz mode	4000	_	_	ns	After this period, the first clock pulse is generated	
		Hold time	400 kHz mode	600	_	_			
SP92*	Tsu:sto	Stop condition	100 kHz mode	4700	_	_	ns		
		Setup time	400 kHz mode	600	_	_			
SP93	THD:STO	Stop condition	100 kHz mode	4000	_	_	ns		
		Hold time	400 kHz mode	600	_	_			

^{*} These parameters are characterized but not tested.

FIGURE 28-19: I²C™ BUS DATA TIMING




TABLE 28-17: I²C™ BUS DATA REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)										
Param. No.	Symbol	Characte	eristic	Min.	Max.	Units	Conditions			
SP100*	THIGH	Clock high time	100 kHz mode	4.0	_	μS	Device must operate at a minimum of 1.5 MHz			
			400 kHz mode	0.6	_	μS	Device must operate at a minimum of 10 MHz			
			SSP module	1.5Tcy	_					
SP101*	TLOW	Clock low time	100 kHz mode	4.7	_	μS	Device must operate at a minimum of 1.5 MHz			
			400 kHz mode	1.3	_	μS	Device must operate at a minimum of 10 MHz			
			SSP module	1.5TcY	_					
SP102*	Tr	SDA and SCL rise	100 kHz mode	_	1000	ns				
		time	400 kHz mode	20 + 0.1CB	300	ns	CB is specified to be from 10-400 pF			
SP103*	TF	SDA and SCL fall	100 kHz mode	_	250	ns				
		time	400 kHz mode	20 + 0.1CB	250	ns	CB is specified to be from 10-400 pF			
SP106*	THD:DAT	Data input hold time	100 kHz mode	0	_	ns				
			400 kHz mode	0	0.9	μS				
SP107*	TSU:DAT	Data input setup	100 kHz mode	250	_	ns	(Note 2)			
		time	400 kHz mode	100	_	ns				
SP109*	TAA	Output valid from	100 kHz mode	_	3500	ns	(Note 1)			
		clock	400 kHz mode	_	_	ns				
SP110*	TBUF	Bus free time	100 kHz mode	4.7	_	μS	Time the bus must be free			
			400 kHz mode	1.3		μS	before a new transmission can start			
SP111	Св	Bus capacitive loading	ng	_	400	pF				

^{*} These parameters are characterized but not tested.

- **Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
 - 2: A Fast mode (400 kHz) I²C™ bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + Tsu:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.

29.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for design guidance and are not tested.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

Note:

The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

[&]quot;Typical" represents the mean of the distribution at 25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over each temperature range.

FIGURE 29-1: IDD, EXTERNAL CLOCK (ECL), LOW-POWER MODE, Fosc = 32 kHz, PIC16LF1503 ONLY




FIGURE 29-2: IDD, EXTERNAL CLOCK (ECL), LOW-POWER MODE, Fosc = 32 kHz, PIC16F1503 ONLY




FIGURE 29-3: IDD, EXTERNAL CLOCK (ECL), LOW-POWER MODE, Fosc = 500 kHz, PIC16LF1503 ONLY




FIGURE 29-4: IDD, EXTERNAL CLOCK (ECL), LOW-POWER MODE, Fosc = 500 kHz, PIC16F1503 ONLY




FIGURE 29-5: IDD TYPICAL, EXTERNAL CLOCK (ECM), MEDIUM-POWER MODE, PIC16LF1503 ONLY




FIGURE 29-6: IDD MAXIMUM, EXTERNAL CLOCK (ECM), MEDIUM-POWER MODE, PIC16LF1503 ONLY




FIGURE 29-7: IDD TYPICAL, EXTERNAL CLOCK (ECM), MEDIUM-POWER MODE, PIC16F1503 ONLY




FIGURE 29-8: IDD MAXIMUM, EXTERNAL CLOCK (ECM), MEDIUM-POWER MODE, PIC16F1503 ONLY




FIGURE 29-9: IDD TYPICAL, EXTERNAL CLOCK (ECH), HIGH-POWER MODE, PIC16LF1503 ONLY




FIGURE 29-10: IDD MAXIMUM, EXTERNAL CLOCK (ECH), HIGH-POWER MODE, PIC16LF1503 ONLY




FIGURE 29-11: IDD TYPICAL, EXTERNAL CLOCK (ECH), HIGH-POWER MODE, PIC16F1503 ONLY




FIGURE 29-12: IDD MAXIMUM, EXTERNAL CLOCK (ECH), HIGH-POWER MODE, PIC16F1503 ONLY




FIGURE 29-13: IDD, LFINTOSC, FOSC = 31 kHz, PIC16LF1503 ONLY






FIGURE 29-14: IDD, LFINTOSC, Fosc = 31 kHz, PIC16F1503 ONLY








FIGURE 29-16: IDD, MFINTOSC, Fosc = 500 kHz, PIC16F1503 ONLY




FIGURE 29-17: IDD TYPICAL, HFINTOSC, PIC16LF1503 ONLY






FIGURE 29-18: IDD MAXIMUM, HFINTOSC, PIC16LF1503 ONLY







0.0 L 2.0

2.5

3.0

3.5

4.0

VDD (V)

4.5

5.0

5.5

6.0

FIGURE 29-21: IPD BASE, LOW-POWER SLEEP MODE, PIC16LF1503 ONLY






FIGURE 29-22: IPD BASE, LOW-POWER SLEEP MODE, VREGPM = 1, PIC16F1503 ONLY





2.6

2.8

VDD (V)

3.0

3.2

3.4


3.6

3.8



2.2

2.4




1.6


1.8

2.0

FIGURE 29-25: IPD, FIXED VOLTAGE REFERENCE (FVR), PIC16LF1503 ONLY












FIGURE 29-28: IPD, BROWN-OUT RESET (BOR), BORV = 1, PIC16LF1503 ONLY




FIGURE 29-29: IPD, BROWN-OUT RESET (BOR), BORV = 0, PIC16F1503 ONLY






FIGURE 29-30: IPD, BROWN-OUT RESET (BOR), BORV = 1, PIC16F1503 ONLY








FIGURE 29-33: IPD, COMPARATOR, NORMAL-POWER MODE (CxSP = 1), PIC16LF1503 ONLY





FIGURE 29-34: IPD, COMPARATOR, NORMAL-POWER MODE (CxSP = 1), PIC16F1503 ONLY








FIGURE 29-36: Vol vs. Iol OVER TEMPERATURE, VDD = 5.5V, PIC16F1503 ONLY




FIGURE 29-37: VOH vs. IOH OVER TEMPERATURE, VDD = 3.0V





FIGURE 29-38: Vol vs. Iol OVER TEMPERATURE, VDD = 3.0V



0.0




FIGURE 29-40: Vol vs. Iol OVER TEMPERATURE, VDD = 1.8V, PIC16LF1503 ONLY

-3.0

-2.5

IOH (mA)


-2.0

-1.5

-1.0

-0.5

-3.5



0.60.40.20.0

-4.5

-4.0

FIGURE 29-41: POR RELEASE VOLTAGE





FIGURE 29-42: POR REARM VOLTAGE, PIC16F1503 ONLY








FIGURE 29-44: BROWN-OUT RESET HYSTERESIS, BORV = 1, PIC16LF1503 ONLY




FIGURE 29-45: BROWN-OUT RESET VOLTAGE, BORV = 1, PIC16F1503 ONLY





FIGURE 29-46: BROWN-OUT RESET HYSTERESIS, BORV = 1, PIC16F1503 ONLY






FIGURE 29-48: LOW-POWER BROWN-OUT RESET VOLTAGE, LPBOR = 0




FIGURE 29-49: LOW-POWER BROWN-OUT RESET HYSTERESIS, LPBOR = 0







FIGURE 29-50: **WDT TIME-OUT PERIOD** 24 22 Max. 20 Time (ms) 18 Typical 16 Min. 14 Max: Typical + 3σ (-40°C to +125°C) Typical: statistical mean @ 25°C Min: Typical - 3σ (-40°C to +125°C) 12 10 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 VDD (V)















FIGURE 29-54: COMPARATOR HYSTERESIS, LOW-POWER MODE (CxSP = 0, CxHYS = 1)








FIGURE 29-56: COMPARATOR RESPONSE TIME OVER TEMPERATURE, NORMAL-POWER MODE (CxSP = 1)




FIGURE 29-57: COMPARATOR INPUT OFFSET AT 25°C, NORMAL-POWER MODE (CxSP = 1), PIC16F1503 ONLY




FIGURE 29-58: LFINTOSC FREQUENCY OVER VDD AND TEMPERATURE, PIC16LF1503 ONLY




FIGURE 29-59: LFINTOSC FREQUENCY OVER VDD AND TEMPERATURE, PIC16F1503 ONLY




FIGURE 29-60: HFINTOSC ACCURACY OVER TEMPERATURE, VDD = 1.8V, PIC16LF1503 ONLY





FIGURE 29-61: HFINTOSC ACCURACY OVER TEMPERATURE, $2.3V \le VDD \le 5.5V$








FIGURE 29-63: LOW-POWER SLEEP MODE, WAKE PERIOD WITH HFINTOSC SOURCE, VREGPM = 1, PIC16F1503 ONLY





FIGURE 29-64: SLEEP MODE, WAKE PERIOD WITH HFINTOSC SOURCE, VREGPM = 0, PIC16F1503 ONLY



30.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
 - MPLAB® X IDE Software
- · Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASMTM Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- · In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- · Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- · Third-party development tools

30.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac OS[®] X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- · Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window

Project-Based Workspaces:

- · Multiple projects
- · Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- · Built-in support for Bugzilla issue tracker

30.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB X IDE compatibility

30.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

30.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

30.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB X IDE compatibility

30.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

30.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

30.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

30.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a full-speed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming™ (ICSP™).

30.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

30.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELoq® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

30.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

31.0 PACKAGING INFORMATION

31.1 Package Marking Information


14-Lead PDIP




14-Lead SOIC (.150")



14-Lead TSSOP




Example



Example



Example



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC[®] designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Standard PICmicro[®] device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

31.1 Package Marking Information (Continued)

16-Lead QFN (3x3x0.9 mm)



Example



16-Lead UQFN (3x3x0.5 mm)



Example



TABLE 31-1: 16-LEAD 3x3x0.9 QFN (MG) TOP MARKING

Part Number	Marking
PIC16F1503(T)-I/MG	MGA
PIC16F1503(T)-E/MG	MGB
PIC16LF1503(T)-I/MG	MGC
PIC16LF1503(T)-E/MG	MGD

TABLE 31-2: 16-LEAD 3x3x0.5 UQFN (MV) TOP MARKING


Part Number	Marking
PIC16F1503(T)-I/NL	AAB
PIC16F1503(T)-E/NL	AAA
PIC16LF1503(T)-I/NL	AAD
PIC16LF1503(T)-E/NL	AAC

31.2 Package Details

The following sections give the technical details of the packages.

14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	N		14	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	_	_	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	_	_
Shoulder to Shoulder Width	Е	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.735	.750	.775
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	_	_	.430

Notes


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-065C Sheet 1 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	nits MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		14	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E		6.00 BSC	
Molded Package Width	E1		3.90 BSC	
Overall Length	D	8.65 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.10	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065C Sheet 2 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	Е	1.27 BSC			
Contact Pad Spacing	С		5.40		
Contact Pad Width	Х			0.60	
Contact Pad Length	Υ			1.50	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	3.90			

Notes:

Note:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2065A

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-087C Sheet 1 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units MILLIMETERS			S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		14	
Pitch	е		0.65 BSC	
Overall Height	Α	=	-	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	-	0.15
Overall Width	Е	6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	4.90	5.00	5.10
Foot Length	L	0.45	0.60	0.75
Footprint	(L1)	1.00 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.19	-	0.30

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.65 BSC		
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X14)	X1			0.45
Contact Pad Length (X14)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A

16-Lead Plastic Quad Flat, No Lead Package (MG) - 3x3x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-142A Sheet 1 of 2

Note:

16-Lead Plastic Quad Flat, No Lead Package (MG) - 3x3x0.9 mm Body [QFN]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Z		16		
Pitch	е		0.50 BSC		
Overall Height	Α	0.80	0.85	0.90	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	Е		3.00 BSC		
Exposed Pad Width	E2	1.00	1.10	1.50	
Overall Length	D		3.00 BSC		
Exposed Pad Length	D2	1.00	1.10	1.50	
Contact Width	р	0.18	0.25	0.30	
Contact Length	L	0.25	0.35	0.45	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-142A Sheet 2 of 2

16-Lead Plastic Quad Flat, No Lead Package (MG) – 3x3x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Ш		0.50 BSC	
Optional Center Pad Width	W2			1.20
Optional Center Pad Length	T2			1.20
Contact Pad Spacing	C1		2.90	
Contact Pad Spacing	C2		2.90	
Contact Pad Width (X16)	X1			0.30
Contact Pad Length (X16)	Y1			0.80
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2142A

16-Lead Ultra Thin Quad Flat Pack, No Lead (MV) - 3x3x0.50 mm Body (UQFN)


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-211A Sheet 1 of 2

16-Lead Ultra Thin Quad Flat Pack, No Lead (MV) - 3x3x0.50 mm Body (UQFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		16	
Pitch	е		0.50 BSC	
Overall Height	Α	0.45	0.50	0.55
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	(A3)	0.15 REF		
Overall Width	Е		3.00 BSC	
Exposed Pad Width	E2	1.50	1.60	1.70
Overall Length	D		3.00 BSC	
Exposed Pad Length	D2	1.50	1.60	1.70
Terminal Width	b	0.20	0.25	0.30
Terminal Length	L	0.25	0.35	0.45
Terminal-to-Exposed-Pad	K	0.20	-	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-211A Sheet 2 of 2

16-Lead Ultra Thin Quad Flat Pack, No Lead (MV) - 3x3x0.50 mm Body (UQFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E			
Optional Center Pad Width	X2			1.70
Optional Center Pad Length	Y2			1.70
Contact Pad Spacing	C1		2.90	
Contact Pad Spacing	C2		2.90	
Contact Pad Width (X16)	X1			0.30
Contact Pad Length (X16)	Y1			0.80

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M $\,$

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2211A

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A (9/2011)

Original release.

Revision B (8/2013)

Removed "Preliminary" status.

Revision C (02/2014)

Updated Electrical Specifications and added Characterization Data.

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:


- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



- PIC16LF1503T I/SL Tape and Reel, Industrial temperature, SOIC package
- PIC16F1503 I/P Industrial temperature PDIP package
- PIC16F1503 E/MG 298 Extended temperature, QFN package QTP pattern #298
- Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
 - For other small form-factor package availability and marking information, please visit www.microchip.com/packaging or contact your local sales office.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620779330

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755 China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431 **China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857

Fax: 60-3-6201-9859 **Malaysia - Penang** Tel: 60-4-227-8870

Fax: 60-4-227-4068 **Philippines - Manila**Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79 **Germany - Munich**

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

08/20/13