SLLS007D - JULY 1985 - REVISED APRIL 1998

 Meets or Exceeds the Requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendation V.11

- Designed to Operate up to 20 Mbaud
- 3-State TTL Compatible
- Single 5-V Supply Operation
- High Output Impedance in Power-Off Condition
- Complementary Output-Enable Inputs
- Improved Replacement for the AM26LS31

#### D OR N PACKAGE (TOP VIEW) 16 V<sub>CC</sub> 1Y 🛮 2 15 1 4A 1Z**∏**3 14 **1** 4Y G **∏**4 13 **∏** 4Z 2Z 🛮 5 12 🛮 🗔 2Y [ 6 11 3Z 2A **∏** 7 10 3Y 9 **∏** 3A GND [18

#### description

The four differential line drivers are designed for data transmission over twisted-pair or parallel-wire transmission lines. They meet the requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendations V.11 and are compatible with 3-state TTL circuits. Advanced low-power Schottky technology provides high speed without the usual power penalties. Standby supply current is typically only 26 mA, while typical propagation delay time is less than 10 ns.

High-impedance inputs maintain low input currents, less than 1  $\mu$ A for a high level and less than 100  $\mu$ A for a low level. Complementary output-enable inputs (G and  $\overline{G}$ ) allow these devices to be enabled at either a high input level or low input level. The SN75ALS192 is capable of data rates in excess of 20 Mbit/s and is designed to operate with the SN75ALS193 quadruple line receiver.

The SN75ALS192 is characterized for operation from 0°C to 70°C.

# FUNCTION TABLE (each driver)

INPUT	ENA	BLES	OUTPUTS		
Α	G G		Υ	Z	
Н	Н	Х	Н	L	
L	Н	X	L	Н	
Н	Х	L	Н	L	
L	Х	L	L	Н	
Х	L	Н	Z	Z	


H = high level, L = low level, X = irrelevant, Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




## logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)





## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage, V <sub>I</sub>	7 V
Off-state output voltage	6 V
Continuous total dissipation	See Dissipation Rating Table
Continuous total dissipation Storage temperature range, T <sub>stg</sub> Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values except differential output voltage, VOD, are with respect to network ground terminal.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	N/A
N	1150 mW	9.2 mW/°C	736 mW	N/A

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
High level input voltage, V <sub>IH</sub>	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
High-level output current, IOH			-20	mA
Low-level output current, IOL			20	mA
Operating free-air temperature, TA	0		70	°C



SLLS007D - JULY 1985 - REVISED APRIL 1998

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS <sup>†</sup>	MIN	TYP‡	MAX	UNIT
VIK	Input clamp voltage	$V_{CC} = MIN,$	$I_{\parallel} = -18 \text{ mA}$			-1.5	V
Vон	High-level output voltage	$V_{CC} = MIN,$	$I_{OH} = -20 \text{ mA}$	2.5			V
VOL	Low-level output voltage	$V_{CC} = MIN,$	$I_{OL} = 20 \text{ mA}$			0.5	V
Vo	Output voltage	$V_{CC} = MAX$ ,	IO = 0	0		6	V
VOD1	Differential output voltage	$V_{CC} = MIN,$	IO = 0	1.5		6	V
V <sub>OD2</sub>	Differential output voltage	$R_L = 100 \Omega$ ,	See Figure 1	1/2 V <sub>OD1</sub> o	r 2§		V
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage¶	R <sub>L</sub> = 100 Ω,	See Figure 1			±0.2	٧
Voc	Common-mode output voltage#	$R_L = 100 \Omega$ ,	See Figure 1			±3	V
Δ VOC	Change in magnitude of common-mode output voltage¶	R <sub>L</sub> = 100 Ω,	See Figure 1			±0.2	٧
la.	Output oursent with nowar off	V 0	V <sub>O</sub> = 6 V			100	^
lo	Output current with power off	ACC = 0	V <sub>O</sub> = -0.25 V			-100	μΑ
lo-	Off-state (high-impedance state) output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0.5 V			-20	^
loz	On-state (high-impedance state) output current	ACC = INIXX	V <sub>O</sub> = 2.5 V			20	μΑ
II	Input current at maximum input voltage	$V_{CC} = MAX$ ,	V <sub>I</sub> = 7 V			100	μΑ
lН	High-level input current	$V_{CC} = MAX$ ,	V <sub>I</sub> = 2.7 V			20	μΑ
I <sub>IL</sub>	Low-level input current	$V_{CC} = MAX$ ,	V <sub>I</sub> = 0.4 V			-200	μΑ
los	Short-circuit output current	$V_{CC} = MAX$	·	-30		-150	mA
Icc	Supply current (all drivers)	$V_{CC} = MAX$ ,	All outputs disabled		26	45	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see Figure 2)

	PARAMETER	TEST CONDIT	MIN	TYP	MAX	UNIT	
tPLH	Propagation delay time, low-to-high-level output	S1 and S2 open,	C <sub>L</sub> = 30 pF		6	13	ns
tPHL	Propagation delay time, high-to-low-level output	S1 and S2 open,	C <sub>L</sub> = 30 pF		9	14	ns
	Output-to-output skew	S1 and S2 open,	C <sub>L</sub> = 30 pF		3	6	ns
tPZH	Output enable time to high level	S1 open and S2 closed			11	15	ns
tpZL	Output enable time to low level	S1 closed and S2 open			16	20	ns
<sup>t</sup> PHZ	Output disable time from high level	S1 open and S2 closed,	C <sub>L</sub> = 10 pF		8	15	ns
tPLZ	Output disable time from low level	S1 and S2 closed,	C <sub>L</sub> = 10 pF		18	20	ns

 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.

<sup>§</sup> The minimum  $V_{OD2}$  with a 100- $\Omega$  load is either 1/2  $V_{OD1}$  or 2 V, whichever is greater.

 $<sup>\</sup>P$  |VOD| and |VOC| are the changes in magnitude of VOD and VOC, respectively, that occur when the input is changed from a high level to a low level. # In ANSI Standard EIA/TIA-422-B, VOC, which is the average of the two output voltages with respect to ground, is called output offset voltage,

Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

#### PARAMETER MEASUREMENT INFORMATION






Figure 1. Differential and Common-Mode Output Voltages



**VOLTAGE WAVEFORMS** 




NOTES: A. When measuring propagation delay times and skew, switches S1 and S2 are open.


- B. Each enable is tested separately.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. C<sub>I</sub> includes probe and jig capacitance.
- E. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O \approx 50~\Omega,\,t_f \leq$  15 ns, and  $t_f \leq$  6 ns.

Figure 2. Test Circuit and Voltage Waveforms



### TYPICAL CHARACTERISTICS†





#### Y OUTPUT VOLTAGE **ENABLE G INPUT VOLTAGE** 4 $V_{CC} = 5.5 V$ 3.5 $V_{CC} = 5 V$ V<sub>O</sub>-Y Output Voltage - V 3 V<sub>CC</sub> = 4.5 V 2.5 2 1.5 1 $V_I = 2 V$ $R_L = 470 \Omega$ to GND 0.5 See Note A T<sub>A</sub> = 25°C 0 0 0.5 1 1.5 2 2.5 3 VI - Enable G Input Voltage - V

#### Y OUTPUT VOLTAGE **ENABLE G INPUT VOLTAGE** 5 V<sub>CC</sub> = 5 V $V_I = 2 V$ 4.5 $R_L = 470 \Omega$ to GND 4 See Note A V<sub>O</sub>- Y Output Voltage - V 3.5 T<sub>A</sub> = 125°C 3 $T_A = 25^{\circ}C$ 2.5 T<sub>A</sub> = 70°C $T_A = 0^{\circ}C$ 2 $T_A = -55^{\circ}C$ 1.5 1 0.5 0 0.5 1.5 0 2.5

NOTE A: The A input is connected to V<sub>CC</sub> during the testing of the Y outputs and to ground during the testing of the Z outputs.

NOTE A: The A input is connected to V<sub>CC</sub> during the testing of the Y outputs and to ground during the testing of the Z outputs.

V<sub>I</sub> - Enable G Input Voltage - V


Figure 5

Figure 6

<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

#### TYPICAL CHARACTERISTICS†

## **Z OUTPUT VOLTAGE** vs **ENABLE G INPUT VOLTAGE** 6 $R_L = 470 \Omega$ to $V_{CC}$ V<sub>CC</sub> = 5.5 V See Note A V<sub>CC</sub> = 5 V T<sub>A</sub> = 25°C 5 $V_{CC} = 4.5 V$ V<sub>O</sub>-Y Output Voltage - V 1 0 0 0.5 1.5 2 2.5 3 VI - Enable G Input Voltage - V




NOTE A: The A input is connected to  $V_{CC}$  during the testing of the Y outputs and to ground during the testing of the Z outputs.

NOTE B: The A input is connected to GND during the testing of the Y outputs and to  $V_{CC}$  during the testing of the Z outputs.

Figure 7 Figure 8

† Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

#### TYPICAL CHARACTERISTICS<sup>†</sup>




NOTE A: The A input is connected to V<sub>CC</sub> during the testing of the Y outputs and to ground during the testing of the Z outputs.


NOTE A: The A input is connected to V<sub>CC</sub> during the testing of the Y outputs and to ground during the testing of the Z outputs.

Figure 9 Figure 10

<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.


#### TYPICAL CHARACTERISTICS†






NOTE A: The A input is connected to GND during the testing of the Y outputs and to  $V_{\hbox{\footnotesize{CC}}}$  during the testing of the Z outputs.

NOTE A: The A input is connected to GND during the testing of the Y outputs and to V<sub>CC</sub> during the testing of the Z outputs.







<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



### TYPICAL CHARACTERISTICS

### SUPPLY CURRENT vs FREQUENCY




Figure 15





24-Aug-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN75ALS192D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS192	Samples
SN75ALS192DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS192	Samples
SN75ALS192DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS192	Samples
SN75ALS192DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS192	Samples
SN75ALS192N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75ALS192N	Samples
SN75ALS192NE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75ALS192N	Samples
SN75ALS192NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS192	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## **PACKAGE OPTION ADDENDUM**

24-Aug-2018

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS192DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 8-Apr-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN75ALS192DR	SOIC	D	16	2500	333.2	345.9	28.6	

# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.