




L MOTOR CHANNEL – ORIGINAL PH/EN DRIVER



SOP Advance: S=1,2,3; G=4; D=5,6,7,8 + thermal pad




Original charge-pump and supply capacitors: all 100nF




12V motor: 0.4A rated / 1.8A stall max

Series RC across motor outputs: 100nF + 100 ohm





5A nominal limit; about 11ms typical start

COMMON POWER, ENABLE AND ORIGINAL FOUR-SIGNAL INTERFACE



REV B: authorized main power addition; all original values retained; only P2.1 changed to VM_RAW.
CN3 has no ground pin; controller must share ground via power return. 3V3 is a 10k-fed zener node.
VREF/IDRIIVE tied to AVDD; SP/SN grounded; nFAULT/SNSOUT/SO NC. U6 adds a shared supply current limit.
Original 100nF bypass values retained; compare TI recommendations before manufacture.

R MOTOR CHANNEL – ORIGINAL PH/EN DRIVER



SOP Advance: S=1,2,3; G=4; D=5,6,7,8 + thermal pad




Original charge-pump and supply capacitors: all 100nF



12V motor: 0.4A rated / 1.8A stall max

Series RC across motor outputs: 100nF + 100 ohm



OFF chip Input standby: 2.5mA typ / 4mA max

Rev B: authorized main eFuse; original values retained; P2 input rail split
Manual PCB routing only; no hardware validation

Source: 8701 driver board, no current sensing 2.0

Sheet: /
File: DRV8701_DUAL_12V.kicad_sch

Title: DRV8701 DUAL MOTOR / 12 V

Size: A3
KiCad E.D.A. 9.0.2

Date: 2026-10-09

Rev: B
Id: 1/1