

UNIT - I

VLSI → Very large scale integration.

VHDL → VHSC HDL

Very high speed integration ckt. hardware description language

VLSI Design Flow:

Specification (Design Entities)

Design layout / ckt diagram (Component selection)

Functional / timing selection (Software)

Synthesis (Minimization of ckt / optimization)

Placing & Routing (component mounting/wiring interconnection
hardware design to mount many components on a single chip)

Verification (Testing)

Chip integration (Physical chip)

VHDL CODE:

library ieee;
use ieee.std_logic_1164.all; library description

design entity

} code
format


$A \equiv B + C$ ← Architecture body (main code)

MODELLING STYLES :-

→ Types of architectural code

- i) Data flow → logic expression
- ii) Structural
- iii) Behavioral
- iv) Mixed

i) Data flow (logic expression)



Half adder

Code :-

```
library ieee;
use ieee.std_logic_1164.all;
```



entity HA is

```
port (A : in bit;
      B : in bit;
      S : out bit;
      C : out bit);
```

end HA

begin
architecture #RH of HA is
begin
S <= A xor B;
C <= A and B;
end RH;

2:1 Decoder
2:1 MUX



S	a ₀	a ₁	y
0	0	0	0
0	1	0	1
1	0	1	1

S	a ₀	a ₁	y
0	0	0	0
0	1	0	1
1	0	1	1

S	a ₀	a ₁	y
0	0	0	0
0	1	0	1
1	0	1	1

S	a ₀	a ₁	y
0	0	0	0
0	1	0	1
1	0	1	1

S	a ₀	a ₁	y
0	0	0	0
0	1	0	1
1	0	1	1

Code :

```
library ieee;
use ieee.std_logic_1164.all;
```

```
entity mux2 is
port (a0: in bit;
      a1: in bit;
      s: in bit;
      y: out bit);
end mux2;
```

begin


architecture RH of mux2 is

begin

$$y \leftarrow a_0 \text{ and } (\text{not } s) \text{ or } a_1 \text{ and } s;$$

end RH;

2⁴ DECODER




$$Y_1 = AB E$$

$$Y_2 = A\bar{B} E$$

$$Y_3 = \bar{A}BE$$

$$Y_4 = \bar{A}\bar{B}E$$



A	B	Y_1	Y_2	Y_3	Y_4
0	0	0	0	1	0
0	1	0	0	0	0
1	0	0	1	0	0
1	1	1	0	0	0

Code

```
library ieee;
use ieee.std_logic_1164.all;
```

entity mux2 is

```
port (a0: in std_logic;
      a1: in std_logic;
      s: in std_logic;
      y0, y1, y2, y3: out std_logic);
end mux2;
```

begin

architecture RH of mux2 is

begin

$$y_0 \leftarrow E \text{ and } (\text{not } a_0) \text{ and } (\text{not } a_1);$$


$$y_1 \leftarrow E \text{ and } (\text{not } a_0) \text{ and } B;$$

$$y_2 \leftarrow E \text{ and } A \text{ and } (\text{not } B);$$

$$y_3 \leftarrow E \text{ and } A \text{ and } B;$$

end RH;

4:1 MUX



S ₀	S ₁	A	B	C	D	Y
0	0	x	x	x	x	0
0	1	x	1	x	0	0
1	0	x	0	1	x	0
1	1	x	x	x	1	0

$$y = \bar{S}_0 \bar{S}_1 A + \bar{S}_0 S_1 B + S_0 \bar{S}_1 C + S_0 S_1 D$$

$$\bar{S}_0 \bar{S}_1 \bar{A} \quad B \quad C \quad D$$


Code:

```
library ieee;
use ieee.std_logic_1164.all;
```

```
entity mux2 is
port (a0: in bit;
      a1: in bit;
      s: in bit;
      y: out bit);
end mux2;
```

```
begin
architecture RH of mux2 is
begin
  y <= a0 and (not s) or a1 and s;
end RH;
```

2:4 DECODERS




$$Y_1 = AB E$$

$$Y_2 = A\bar{B} E$$

$$Y_3 = \bar{A}BE$$

$$Y_4 = \bar{A}\bar{B}E$$



A	B	Y_1	Y_2	Y_3	Y_4
0	0	0	0	1	0
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Code


```
library ieee;
use ieee.std_logic_1164.all;
```

```
entity mux2 is
port (a0: in std_logic;
      a1: in std_logic;
      s: in std_logic;
      y0, y1, y2, y3: out std_logic);
end mux2;
```

```
begin
architecture RH of mux2 is
begin
```

```
  y0 <= E and (not a0) and (not a1);
  y1 <= E and (not a0) and a1;
  y2 <= E and a0 and (not a1);
  y3 <= E and a0 and a1;
end RH;
```

4:1 MUX



S_0	S_1	A	B	C	D	Y
0	0	x	x	x	x	x
0	1	x	1	x	x	x
1	0	x	x	1	x	x
1	1	x	x	x	1	1

$$y = \bar{S}_0 \bar{S}_1 A + \bar{S}_0 S_1 B + S_0 \bar{S}_1 C + S_0 S_1 D$$

Code :-

```
library ieee;
use ieee.std_logic_1164.all;
entity mux4 is
port(A,B,C,D,S0,S1 : in bits;
      y : out bit);
end mux4;
```

begin

architecture mux4 of mux4 is


begin

```
y <= S0 and (not S1) and A or S1 and (not S0) and B or
      C and S0 and (not S1) or S1 and S0 and S.
```

end mux4;



#

3:8 decoder:



#

1:2 Demux:



Code :-

```
library ieee;
use ieee.std_logic_1164.all;
entity demux is
port(S0 : in bits;
      y0, y1 : out bit);
end demux;
```

begin


architecture demux of demux is

begin

```
y0 <= A and B and C and E
y1 <= A and B and C and (not A)
y0 <= E and (not B) and C and E
y1 <= E and A and (not B) and (not C)
y2 <= E and (not A) and B and (not C)
y3 <= E and (not A) and B and C
y4 <= E and (not A) and (not B) and (not C)
y5 <= E and (not A) and (not B) and C
y6 <= E and (not A) and B and (not C)
y7 <= E and (not A) and B and C
end demux;
```

#

1:2 Demux:




CODE:

```
library ieee;
use ieee.std_logic_1164.all;
entity demux2 is
port(S0, A : in bit;
      y0, y1 : out bit);
end demux2;
```


```
begin
architecture rH of demux2 is
begin
  y0 <= A and S0;
  y1 <= A and (not S0);
end rH;
```

iii) STRUCTURAL:

⇒ Half adder is



⇒ Full adder



For half adder End :-

```
library ieee;
use ieee.std_logic_1164.all;
entity HA is
port(A, B : in bit;
      S, C : out bit);
end HA;
```

```
begin
architecture rH of HA is
component xor2
```

```
port(l, m : in bit;
      n : out bit);
end component;
```

component and2

```
port(p, q : in bit;
      r : out bit);
end component;
```

```
begin
  l <= A and B;
  m <= A or B;
  n <= l and m;
```

⇒ full adder code :-

```
library ieee;
use ieee.std_logic_1164.all;
entity FA is
port(A, B, C : in bit;
      S, Ca : out bit);
end FA;
```


Full Adder Code :

```


library begin
architecture add of FA is
component xor2
port (l,m: in bit;
      n: out bit);
end component;
component and2
port (P,Q: in bit;
      R: out bit);
end component;
component or2
port (x,y: in bit;
      z: out bit);
end component;
begin
signal DE,F : std_logic;
A1: xor2 port map(A,B,D);
x2: xor2 port map(D,C,ES);
A2: and2 port map(A,B,F);
A3: and2 port map(C,D,E);
O1: or2 port map(ES,F,C);
end

```

4:1 mux using structural modeling



$$y = \bar{S_0}S_A + \bar{S_0}S_B + S_0S_C + S_0S_D$$



Case

```

library ieee;
use ieee.STD_LOGIC_1164.all;
entity MUX4 is
port (BA,B,C,D,S0,S1:in bit;
      & y :out bit);
end MUX4;
begin

```

architecture add of mux4 is

Component and2

port (P,Q: in bit;

n: out bit);

end component;

component xor2

port (Q,M,S:in bit;

U: out bit);

end component

Component Inv:

```
port (g : in bit;
      f : out bit);
end component;
```

Signal : s_{bar}, s_{bar}, t₁, t₂, t₃, t₄ :: std-logic;
begin.

```
A1: and2 portmap (A, Sbar, Sbar, I1);
A2: and2 portmap (B, S1, Sbar, t2);
A3: and2 portmap (C, Sbar, S0, t3);
A4: and2 portmap (D, S0, S1, t4);
I1: inv portmap (S0, Sbar);
I2: inv portmap (S1, Sbar);
I01: or2 portmap (t1, t2, t3, t4; Y);
end rtl;
```

2:4 decoder :-

$$Y_1 = ABE, \quad Y_2 = \bar{A}\bar{B}E$$

$$Y_3 = \bar{A}BE, \quad Y_4 = \bar{A}\bar{B}E$$

Code :-

```
library ieee;
use ieee.std_logic_1164.all;
entity dec3 is
  Port(A, B, E : in bits;
       Y1, Y2, Y3, Y4 : out bit);
end dec;
begin
begin architecture rtl of dec3 is
```

Component Inv

```
port (c : in bit;
      d : out bit);
end component;
```

Component and2

```
port (e, f, g : in bit;
      h : out bit);
end component;
```

begin

I1: inv portmap (A,

Signal : A_{bar}, B_{bar} :: std-logic;
begin

I1: inv portmap (A, A_{bar});

I2: inv portmap (B, B_{bar});

A1: and2 portmap (A, B, E, Y₁);

A2: and2 portmap (A, B_{bar}, E, Y₂);

A3: and2 portmap (A_{bar}, B, E, Y₃);

A4: and2 portmap (A_{bar}, B_{bar}, E, Y₄);

end rtl;

iii) # BEHAVIORAL & MODELING :-


Conditions are :

i) if-else :

if condition then
statements

else
statements .


2:1 MUX :



```
library ieee;
use ieee std_logic_1164.all;
entity mux2 is
port (A, B, S: in bit;
      Y: out bit);
end mux;
```

```
begin
  architecture rtl of mux2 is
  process (A, B, S)
  begin
    if S = '0' then
      Y <= A;
    else
      Y <= B;
    end if;
  end process;
end rtl;
```


2:4 Decoder :



```
library ieee;
use ieee std_logic_1164.all;
entity Deco2 is
port (A, B, E: in bit;
      Y1, Y2, Y3, Y4: out bit);
end Deco2;
```

```
begin
  architecture rtl of Deco2 is
  begin
    process (A, B, E)
    begin
      if E = '1' then
        Y1 <= A and B and E;
        Y2 <= A and (not B);
        Y3 <= (not A) and B;
        Y4 <= (not A) and (not B);
      else
        Y <= "zzzz";
      end if;
    end process;
  end rtl;
```

1:2 DEMUX :



```
library ieee;
use ieee std_logic_1164.all;
entity Dem is
```

```
port(A, S0 : in bit;
      Y1, Y2 : out bit);
end dem;
```

```
begin
process architecture of dem is
  process(A, S0)
    begin
      if S0 = '0' then
        Y1 <= A and S0;
      else
        Y2
        if S0 = 0 then
          Y1 <= A;
        else
          Y2 <= A;
      end if;
    end process;
  end architecture;
```

4:1 MUX:

```
library ieee;
use ieee.std_logic_1164.all;
entity Dem4 is
  port(A, b, c, d : in std_logic;
       S : in std_logic_vector(1 down to 0);
       Y : out std_logic);
end Dem4;
```

architecture of mux4 is;

begin
 process(A, b, c, d, S)

begin

```
if S = "00" then
  Y <= A;
else if S = "01" then
  Y <= B;
```

```
else if S = "10" then
  Y <= C;
```

```
else if S = "11" then
  Y <= D;
```

```
else
  Y <= J;
```

```
end if;
```

```
end if;
```

```
end else;
```

```
end architecture;
```

⇒ CASE Statement:-

⇒ 4:1 MUX using case statement:-

library ieee;

use ieee.std_logic_1164.all;

entity mux4 is

port(A, b, c, d : in std_logic;

S : in bit vector(1 down to 0);

Y : out std_logic);

end mux4;

architecture vell of mux4 is

```

begin
  process (a, b, c, d, s);
begin
  case s is
    when "00" -
      "00" => y <- a;
      "01" => y <- b;
      "10" => y <- c;
      "11" => y <- d;
    when others => y <- "Z";
  end case;
  end process
end vell;
```

BY 1 MUX USING SELECT STATEMENT

```

library ieee;
entity ]
```

LOG DEMUX:

architecture vell of mux1 is

```

begin
  process (a, b, c, d, s);
begin
  with s select
    y <- a when "00";
    y <- b when "01";
    y <- c when "10";
    y <- d when "11";
  when others => y <- "Z";
end with select;
```

~~MIXED MODELLING~~

⇒ Full Adder:

```

library ieee;
use ieee.std_logic_1164.all;
entity FA is
port (A,B,C: in bit;
      S,C: out bit);
```

architecture vell of FA is

component XOR1

```

port (I,m : in bit;
      n : out bit);
end component;
```

Signal S1: sim-logic;

begin

x1: XOR1 portmap (A,B,S1;

SRFF:

Rst	CK	S	R	Q	\bar{Q}
0	1	0	0	NC	NC
0	1	0	1	0	1
0	1	1	0	1	0
0	1	1	1	X.	X.

Code

```
library ieee;
use ieee.std_logic_1164.all;
entity SRFF is
port (Rst, CLK, S, R : in bit;
      Q, Qbar : out bit);
end SRFF;
```

Architecture rtl of SRFF is

```
begin
  Process (CLK, Rst)
  begin
    if Rst = '1' then
      Q <= '0';
      Qbar <= '1';
    elsif CLK and CLK.event = '1' then
      if Q <= Q; Qbar <= Qbar; then S=0, R=0 then
        Q<=Q, Qbar<=Qbar;
      elsif S=1, R=0 then
        Q<=1, Qbar<='0';
      elsif S=0, R=1 then
        Q<=0; Qbar<='1';
      end if;
    end if;
  end process;
end rtl;
```

Asynchronous = $\frac{Rst}{S+R}$

JKFF:-

Rst	CK	S	R	Q	\bar{Q}
0	1	0	0	NC	NC
0	1	0	1	0	1
0	1	1	0	1	0
0	1	1	1	1	0


```
library ieee;
use ieee.std_logic_1164.all;
entity JKFF is
port (Rst, CLK, J, K : in bit;
      Q, Qbar : out bit);
end JKFF;
```

Architecture rtl of JK is


```
begin
  Process (CLK, Rst)
  begin
    if Rst = '1' then
      Q <= 0;
      Qbar <= 1;
    end if;
  end process;
end rtl;
```

```
if CLK = '1' then
  if Q <= '0'; Qbar <= '1';
  => else if CLK and CLK.event = '1' then,
    if J <= '1'; Qbar <= Qbar;
  => else if J=1, K=0 then
    Q<='1'; Qbar<='0';
  => else if J=0, K=1 then
    Q<='0'; Qbar<='1';
  => else if J=1, K=1 then
    Q<='Qbar'; Qbar<='Q';
  end if;
end if;
end process;
end rtl;
```

PFF :-



STATE DIAGRAM



Code:

```

library ieee;
use ieee.std_logic_1164.all;
entity ss is
port(x,clk,reset : in bit;
      y : out bit);
end ss;
  
```

architecture rtl of ss is

```

begin
type state_type is (S1,S2,S3);
signal ns, ps : state_type;
begin
process (clk,reset)
begin
  if reset = '1' then
    ps <= S1;
  elsif (clk'event and clk='1') then,
    ps <= ns;
  end if;
end process;
  
```

P2: process (ps,x)

```

begin
case ps is
when S1 =>
  if x=0
    ns=S1; y<='0';
  else
    ns=S2; y<='0';
  end if;
  
```

when $S_2 \Rightarrow$

if $x=0$

$ns \leftarrow S_2; y \leftarrow '0';$

else

$ns \leftarrow S_3; y \leftarrow 0;$

end if;

when $S_3 \Rightarrow$

if $x=0$

$ns \leftarrow S_3; y \leftarrow '1';$

else


$ns \leftarrow S_1; y \leftarrow '0';$

endif

end if;

end process;

end architecture;



library IEEE;


use IEEE std_logic_1164.all;

entity ss is

port


MEALY MACHINE :-

O/P depends on I/P & Present state




MOORE MACHINE :-

O/P depends on Present state.



M STATE BLOCK DIAGRAM :-




FSM
mealy mach.
moore mach


CHAPTER - 3

Page No. _____
Date _____

MOSFET



N channel



P-Channel

CHARACTERISTICS

NOR



$$C = \overline{A+B}$$


A	B	C
0	0	1
0	1	0
1	0	0
1	1	0
		0

P switch = Series

N switch = Parallel


P = Parallel

N = Series




$0 = \text{closed}$
 $1 = \text{open}$

OR



De Morgan's theorem's NAND GATE


$$\overline{A \cdot B} = \overline{A} + \overline{B}$$



Page No. _____
Date _____

A	B	C
0	0	1
0	1	1
1	0	1
1	1	0
		0

o/p



VSS