
ECE 350

Assembler Documentation

Matthew Dickson

Last Revision: February 21, 2019

Contents

1	Overview	2
2	Usage	2
2.1	Students	2
2.1.1	Process	2
2.1.2	Allowed Syntax within MIPS	2
2.1.3	General Syntax Notes	3
2.1.4	Restrictions and Illegal Syntax	3
2.2	Process	3
3	JSON Resources	4
3.1	Instruction File	4
3.2	Instruction Type File	4
3.3	Value Mappings file	5
4	Known Issues	5
A	Example MIPS File	6
A.1	Example 1	6
A.2	Example 2	6

1 Overview

The assembler is designed to take in one or more files containing the modified MIPS-like ISA for ECE 350 and output a .MIF file of the assembled code while running in django server in a Docker container. This allows instructors and other maintainers to ensure continuous deployment and potentially expand the assembler's functionality without students needing to worry about re-downloading any software. The assembler can also take in new instructions, instruction types, and named registers from students on a per-run basis, a large improvement over the previous Java version.

2 Usage

2.1 Students

2.1.1 Process

1. Write your code in any file, named `<foo>.s` or `<bar>.asm`
2. Goto `350assembler.colab.duke.edu`
3. Using the onscreen GUI, upload your code file(s), as well as JSON files containing additional instructions, instruction types, or named registers (see JSON Resources in this document for formatting information). You can pass as many assembly files at once as desired, but only one JSON file per field.
4. Save the returned zip file containing your code!

2.1.2 Allowed Syntax within MIPS

Without any additional student resources, any MIPS command is legal syntax. As of writing, those are:

```
1 add    $rd,    $rs,    $rt
2 addi   $rd,    $rs,    N
3 sub    $rd,    $rs,    $rt
4 or     $rd,    $rs,    $rt
5 and    $rd,    $rs,    $rt
6 sll    $rd,    $rs,    shamt
7 sra    $rd,    $rs,    shamt
8 mul    $rd,    $rd,    $rt
9 div    $rd,    $rs,    $rt
10 sw     $rd,    N($rs)
11 lw     $rd,    N($rs)
12 j      T
13 bne    $rd,    $rs,    N
14 jal    T
15 jr     $rd
16 blt    $rd,    $rs,    N
17 bex    T
18 setx   T
```

Additionally, the assembler supports `nop` and `mult` as keywords by default, so students can use them in as syntax as well.

2.1.3 General Syntax Notes

Just as in standard MIPS, the comment start character is `#`, and there's no block comment command. Students can make comments in line (ie, `addi $1, $0, 10 # r1 is now 10`) or on a line of its own. All comment only lines get removed when assembling code, so they cannot be used as separators of code sections. For example, consider the below snippet:

```
1 addi $r2, $r0, 5
2 loop:
3     addi $r1, $r1, 1
4     # Only a comment here
5     # Maybe I'm explaining how loops work?
6     bne $r1, $r2, loop
```

The assembler will remove lines 4 and 5 before parsing the actual assembly, so the `bne` will get an immediate value of -2, since it will only see the `addi` between it and `loop`. The same is true for lines that are either blank or have just a jump target, like line 2 of the above example.

To specify a register, you can use either standard MIPS naming, like `$1`, or a modified version seen in previous semesters of this class, like `$r1`. You can mix these syntaxes within a file if you really hate maintainable code. The assembler recognizes named registers as well. By default, it only understands `$ra` and `$rstatus`, which map to register 31 and 30, respectively. If you choose to add more named registers they *must* start with the `$` character. See the Restrictions and Illegal Syntax section for more information.

All parts of an instruction *must* be whitespace delimited. While the assembler does its best to be whitespace agnostic, try to keep these breaks to spaces (or tabs if you have no culture) since only those two have been tested. You can optionally also add commas between pieces and end each line with a semicolon. Basically, all of the below will compile to set register 1 to 10:

```
1 addi $1, $0, 10
2 addi $1 $0 10
3 addi $r1 $r0 10
4 addi $1, $r0 10;
```

For a few examples of what a full file should look like, see the Examples section in the appendix.

If there's a basic MIPS syntax error on a line, the assembler will replace the line in the output with an error message for what went wrong. If unable to load the MIF file into memory, check that the file assembled correctly and there's no error messages. Note that the syntax checking is far from exhaustive, so don't rely on this for error checking.

2.1.4 Restrictions and Illegal Syntax

All of the below are illegal, and will cause the assembler to either act unexpectedly or replace the entry with an error message.

- Giving an immediate not representable with the provided bits
- Having more than one label on a line
- Having too many or too few arguments for the given instructions
- Labels cannot contain any of these characters: `() , ; $`
- Named registers cannot contain any of these characters: `() , ;`
Additionally, the `$` character can only be used for the first character of the register name.

2.2 Process

For the curious, the assembler broadly works like this:

1. Take all the received files and dump them into their own unique temp disk files to save on memory.

2. Make a zip archive to contain all return files, and list to hold all the **File-Like** objects while the the program runs
3. Run the parser over the first file to find jump targets and filter out lines without instructions
4. Go through the file, line by line, and make an Instruction object for that line
5. Convert all the Instructions to strings and dump them into a **ByteIO**, stored in the temporary list
6. Reset the parser to clear local jump targets
7. Repeat 2-5 until there are no more files
8. Put the contents of all the **ByteIO**s into their own files within the zip archive

3 JSON Resources

3.1 Instruction File

The instruction file tells the assembler what instructions are allowed, as well as how to parse their arguments. Critically, this file doesn't specify how the instruction is formatted as a binary string, so there's no need to note how a given instruction type is assembled in this file. Below is an excerpt from the default file as of 29 Jan 2019 to show how to format a file to declare instructions.

```

1 {
2   "add":  {"type": "R",    "aluop": "00000", "syntax": ["rd", "rs", "rt"] },
3   "addi": {"type": "I",    "opcode": "00101", "syntax": ["rd", "rs", "immed"] },
4   "sll":  {"type": "R",    "aluop": "00100", "syntax": ["rd", "rs", "shamt"] },
5   "lw":   {"type": "I",    "opcode": "01000", "syntax": ["rd", "immed", "rs"] },
6   "j":    {"type": "JI",   "opcode": "00001", "syntax": ["T"] },
7   "bne":  {"type": "I",    "opcode": "00010", "syntax": ["rd", "rs", "immed"] },
8 }

```

Each instruction name is a key in the outermost dictionary. The inner dictionary specifies the instruction type, the opcode or aluop, and then the "syntax" field. The syntax field lists the components *as they appear in a command*, **not** as they are stored in the final binary string. For example, look at **lw**, which is written as **lw \$rd N(\$rs)**. Hence, the order of the arguments on the line are **\$rd N \$rs**, so that's the order of the syntax list. Changing the order will change what the assembler thinks it sees at each step, but it will not change the order of these parts in the resultant binary string.

All the names in the syntax list must also be present in the list specified by the instruction type. For example, if the name of the field **shamt** in **sll** was changed to **shift_amount**, it must also be changed in the Instruction Type json, which specifies what fields an **R-type** instruction can have. See the next section for more details on this second field.

The distinction between **immed** and **T** in the syntax field is that **immed** is signed, while **T** is not. As discussed above, simply switching out **immed** for **T** to get a signed value will fail, as **JI** types expect the field to be called **T**.

3.2 Instruction Type File

The Instruction Type JSON file tells the assembler what each instruction should look like after processing, as well as what instructions are branches. Below is the base file:

```

1 {
2   "types":
3   {
4     "R":  {"opcode": 5, "rd": 5, "rs": 5, "rt": 5, "shamt": 5, "aluop": 5, "zeroes": 2},
5     "I":  {"opcode": 5, "rd": 5, "rs": 5, "immed": 17},
6     "JI": {"opcode": 5, "T": 27},
7     "JII": {"opcode": 5, "rd": 5, "zeroes": 22},
8     "E":  {"err": 32}
9   },

```

```

10  "branches": ["blt", "bne"]
11 }

```

The **types** key maps to a dictionary, where the keys specify instruction types and the values are the number of bits that the field uses. The field names must also exist in the **syntax** array from the **instruction** JSON, specified in the section above. The key order also represents the instruction structure. For example, the assignment spec says that JII type instructions look like this:

Opcode [31:27]	\$rd [26:22]	Zeroes [21:0]
-------------------	-----------------	------------------

Consequently, the dictionary for JII is ordered **opcode**, **rd**, **zeros** to tell the assembler the required order. This ordering is divorced from the order that arguments appear on a line of MIPS code, so the ISA could be updated later with a different component order while preserving the traditional MIPS syntax. The second key is **branches**, used in label replacement. Since the next PC after a taken branch is

$$PC + N + 1,$$

N can be found as

$$PC_{next} - PC - 1.$$

This differs from jumps, for which the next PC is simply the specified immediate, so the assembler needs to know whether to replace the text label with just the instruction number of the target or **target - PC - 1**. If the instruction name is in this list, the assembler will treat it like branch, while all others will be treated like jumps.

Note: the close reader will observe that the fields are stored in a dictionary, which may not preserve order. Since Python 3.6, **dicts** maintain their insert order, and are read in element by element from the JSON file, so this shouldn't be an issue.

3.3 Value Mappings file

This file allows users to add special names and a numeric representation for them. By default, it looks like this:

```

1 {
2   "$rstatus": 30,
3   "$ra"      : 31
4 }

```

Whenever the assembler finds a string token in the MIPS, it will attempt to replace it with the value specified in this file.

Note: This dictionary is collated with the jump/branch labels, which is why a custom value cannot share a name with a jump/branch target. Be careful with your named values.

4 Known Issues

- Cannot use **setx** with a negative immediate. This will likely never be fixed because of how the assembler handlers binary conversions.

A Example MIPS File

A.1 Example 1

```
1 loop:
2   sub $1, $2, $3
3   bne $1, $0, loop
4
5   bne $2, $1, T
6   addi $1, $1, 1
7   sll $1, $1, 4
8   T: sub $1, $2, $3
```

A.2 Example 2

```
1 lw $8, 1($0)
2 lw $9, 2($0)
3 lw $10, 3($0)
4 lw $11, 4($0)
5 lw $12, 5($0)
6 lw $13, 6($0)
7 lw $14, 7($0)
8
9 add $23, $1, $0
10 add $24, $8, $0
11 add $25, $15, $0
12 jal check
13 add $22, $22, $26
14 add $15, $25, $0
15
16 add $23, $2, $0
17 add $24, $9, $0
18 add $25, $16, $0
19 jal check
20 add $22, $22, $26
21 add $16, $25, $0
22
23 add $23, $3, $0
24 add $24, $10, $0
25 add $25, $17, $0
26 jal check
27 add $22, $22, $26
28 add $17, $25, $0
29
30 add $23, $4, $0
31 add $24, $11, $0
32 add $25, $18, $0
33 jal check
34 add $22, $22, $26
35 add $18, $25, $0
36
37 add $23, $5, $0
38 add $24, $12, $0
39 add $25, $19, $0
40 jal check
41 add $22, $22, $26
42 add $19, $25, $0
43
44 add $23, $6, $0
45 add $24, $13, $0
46 add $25, $20, $0
47 jal check
48 add $22, $22, $26
49 add $20, $25, $0
50
51 add $23, $7, $0
52 add $24, $14, $0
53 add $25, $21, $0
54 jal check
55 add $22, $22, $26
56 add $21, $25, $0
57
58 j 0
59
60 check:
61 #is the key supposed to be down?
62 bne $0, $24, sk1
63 addi $25, $0, 0
64 addi $26, $0, 0
65 jr $31
66 #is the key down?
67 sk1: bne $23, $0, sk2
68 addi $26, $0, 0
69 jr $31
70 #has the score been incremented already?
71 sk2: bne $25, $23, sk3
72 addi $26, $0, 0
73 jr $31
74 sk3: addi $25, $0, 1
75 addi $26, $0, 1
76 jr $31
```