


Assignment (Md. Danish GIS - VLSI)

Q. There are 2 counters "Counter A" being asynchronous up counter and "Counter B" is an asynchronous down counter and at $T=0$, 0000 & 1111 are loaded respectively as shown. Clock source (CLK) available is 1MHz.



(7) Complete the design such that counter B decrements by one value each time when decimal '12' appears at output of counter A (A_0 being LSB)?


② What is the decimal value at outputs of both counter A & counter B at $T = 0.2$ milli seconds?

③ What is the frequency of B_0 with respect to clock (1 MHz)?

Soln

① Ans

12 \rightarrow 1100



② Ans Clock $f = 1 \text{ MHz}$

$$T = \frac{1}{f} = \frac{1}{1 \times 10^6} = 1 \times 10^{-6} \text{ sec}$$

$$T = 0.001 \times 10^{-3} \text{ sec}$$

$$T = 0.001 \text{ msec}$$

Date: / /
Page No.:


$$\text{no of clocks} = \frac{0.2}{0.001} = 200 \text{ clocks}$$

Output of counter A after 200 clocks

4 bit

$$\text{no of states} = 2^4 = 16 \text{ states}$$

0 → 15



$$\begin{array}{r} 12 \\ 16 \overline{) 200} \\ \underline{16} \\ 40 \\ \underline{32} \\ 8 \end{array}$$

192

Set output of counter A after $T = 0.2 \text{ ms}$
 7 → 0111
 (Binary)

Now for counter B

$$\begin{array}{l} 1111 \rightarrow 15 \\ \downarrow \\ 111 \rightarrow 7 \\ \downarrow \\ 3 \end{array}$$

12 times
192
clocks of counter B

12 clocks

$$\text{Time} = 12 \times 0.001 \text{ mSec}$$

$$\Rightarrow 0.012 \text{ Sec}$$

So the value at counter B is 3 after $T_2 = 0.2 \text{ ms}$
↓
0011

③ Ans

$$\text{clk} = 1 \text{ MHz}$$

$$\text{for LSB } (B_0) = \frac{f}{2}$$

$$= \frac{1}{2} = 0.5 \text{ MHz}$$

$$= 0.5 \text{ MHz}$$