## Department of Computer Science and Engineering University of Barisal

Course: Computer Architecture Marks: 50 Time: 60 Min

Instructor: Dr. Md. Manjur Ahmed

## Question:

<i>X</i> .	Assuming that ENIAC had the capability to have multiple vacuum tubes in the state simultaneously, why is this representation "wasteful" and what range of could we represent using the 20 vacuum tubes?	f integer values (5 Marks)
2.	When a block that is resident in the cache is to be replaced, there are two ca	ses to consider.
_	Describe the write through and write back.	(10 Marks)
3	Consider a two-level cache with access time 5 nsec and 80 nsec respectively.	f the hit ratio is
10.	95% and 75% respectively in the two caches and main memory access time is	250 nsec. What
	95% and 75% respectively in the two edones and main memory	(10 Marks)
	is the effective access time?	
A.	Suppose three interrupt handlers A, B and C (having priority level A>B>C) with Interrupt	
	Service Routine (ISR) 10, 30 and 20 respectively. Graphically show the transfer	er of control for
	Service Routine (1514) 19, 50 tails 25 respectively.	(10 Marks)
	interrupt sequence of C, A and B at time t=10, 25 and 45 respectively.	
5.	Regarding Address Bus, Bus width determines maximum memory capacity	or system. Tor
	example, 8080 has 16 bit address bus. Then how much memory space it will pro-	" 그렇게 화장님" 그 그 그 맛있나요?
	example, 6000 has 10 off address ods.	(5 Marks)
		(10 Marks)
6.	Describe the bottleneck for Cache Design.	
	***	

