
Feature

- **Protocol:** Follows AMBA APB, that requires least two cycle to perform any transaction with IDLE, SETUP & ACCESS phases.
- **Memory Size:** 64 KB total capacity (65,536 bytes).
- Data Bus: 64-bit wide (PWDATA/PRDATA)
- Addressing: 32-bit byte address (PADDR[31:0]) with parameterizable base address.
- Endianness & Alignment: Little-endian; access must be 8-byte aligned


Feature


- Error Conditions (PSLVERR=1):
 - Address outside 64 KB window.
 - Misaligned access.
- **Throughput:** One request per APB transfer, no outstanding transactions.
- Reset: Active-low asynchronous (PRESETn), ensures known-good idle state.
- **Strobe**: Supports byte-enable writes via PSTRB[7:0]

Top Level IOs



Microarchitecture





Operation


• Write Operation:

- SETUP: PSEL=1, PENABLE=0, PWRITE=1.
- ACCESS: PENABLE=1; slave asserts PREADY once rdata_valid is asserted; write occurs with byte enables applied.
- Complete while PREADY=1.

Read Operation:

- SETUP: PSEL=1, PENABLE=0, PWRITE=0.
- ACCESS: PENABLE=1; slave asserts PREADY once rdata_valid is asserted.
- Complete while PREADY=1

Testbench Architecture



Test Plan

Section	Feature	Purpose	Test/Assertion
2.1	Active-LOW Reset	Ensures all peripherals and bus logic return to a known safe state during reset.	apb_reset_test apb_reset_while_trans_tes t apb_reset_assert
2.1	Write/Read	Eligible for Write and Read transaction using PWRITE signal	apb_successive_wr_test apb_b2b_wr_test apb_random_addr_wr_test apb_random_stress_test apb_valid_write_assert apb_valid_read_assert
2.1 3.2	PSTRB	Enables sparse data writes by selecting which byte lanes of the data bus are valid during a write.	apb_strobe_test

Test Plan (Cont)

Section	Feature	Purpose	Test/Assertion
2.1	PSLVERR	For invalid transfer, error will occur	apb_slave_error_aor_tes t apb_addr_misalligned_t est
1.1	Two-phase transfer	all transfers require at least two cycles,	apb_violation_test apb_sel_enable_assert apb_pslverr_assert
3.1.2 3.3.2	Wait-state insertion	PREADY is used to extend an APB transfer	apb_pready_assert
2.1	PADDR supports 32 bit. But requirement is 64K memory, so 16 bit	If address is out of range slave error will occur	apb_slave_error_aor_tes t apb_boundary_test

Test Cases

TEST	PURPOSE	RESULT	IMPLEMENTATION
apb_reset_test	Verify that when reset is asserted, all APB slave signals and internal states return to default values	PASS:2 FAIL:0	1. Set PRESETn = 0 2. Perform write to any address 3. Perform read to any address Pass Condition: if actual PRDATA is 0 the test will pass
apb_reset_while_tran s_test	Verify during the transaction, if reset, DUT can perform write or read	PASS	1. Perform write to any address 2. Set PRESETn = 0 while PENABLE is HIGH 3. Perform read to any address Pass Condition: if actual PRDATA is 0 the test will pass
apb_successive_wr_t est	Verify correct memory operation when writing and reading across the full address range	PASS:65535 FAIL:0	Write full memory Read full memory Pass Condition: Compare read data with expected values.

Test Cases (cont)

1. Multiple times write in same address

matched the test will pass

apb_b2b_wr_test	Validate correct operation for back-to-back accesses to consecutive memory locations	PASS:131070 FAIL:0	 2. Read same address 3. Write same address 4. Read same address Pass Condition: Compare read data with expected values.
apb_slave_error_ao r_test	Verify that the slave asserts error when an address out of range is accessed	PASS:100 FAIL: 0	Write at addresses below BASE_ADDR and beyond BASE_ADDR + MEM_SIZE_K*1024 - 1 Pass Condition: If PSLVRR then the test will pass
apb_random_addr_ wr_test	Validate memory correctness under randomized accesses	PASS:65535 FAIL: 0	 Generate random valid addresses within memory range. Perform writes with random data. Perform read with random data. Pass Condition: If expected data and actual data is


Test Cases (cont)

apb_strobe_test	Checking write can perform based on strobe or not	PASS:65535 FAIL: 0	 Generate random strobe Perform writes with random data. Perform read with random data. Pass Condition: If expected data and	
			actual data is matched the test will pass	
apb_addr_misallign ed_test	To check APB can write to misaligned address or not	PASS:57343 FAIL: 0	Perform Write & Read to all misaligned address Pass Condition: If write not happen, the test will pass	

Test Cases (cont)

apb_boundar y_test	To check upper and lower boundary are capable to perform write and read	PASS: 2 FAIL: 0	Write hx0 and hxFFF8 Read both address Pass Condition: If expected data and actual data is matched the test will pass
apb_random_ stress_test	To check the stress handling of dut	PASS: 193205 FAIL: 0	Run all the tests randomly multiple times Pass Condition: If expected data and actual data is matched the test will pass
apb_violation _test	To check while violation in protocol, slave can write and read or not	PASS: 1 FAIL: 0	Keep enable off while write/read data. Pass Condition: If slave can write or read, the test will fail

Reset Test



Assertion Failed


Time: 225 ns Started: 225 ns Scope: /apb_tb/inf File: /home/fazlul-karim/Desktop/apb_mem/verification/apb_interface.sv Line:86

Error: Signals not reset correctly during PRESETN LOW


Time: 225 ns Iteration: 0 Process: /apb_tb/inf//apb_tb/inf Scope: apb_tb.inf File: /home/fazlul-karim/Desktop/apb_mem/verification/apb_interface.sv Line: 87

Reset While Transaction Test


Reset while WRITE




Reset while READ:



Sequential Read Write Test



Writing full 64KB address. But write happen only first 64 address





Reading full 64KB address. But write happen only first 64 address

Sequential Read Write Test (Cont)


```
[7208735000 PASSED] :: ADDR=65532 | Expected DATA=fffffff86dd16de | Actual DATA=fffffff86dd16de | [7208795000 PASSED] :: ADDR=65533 | Expected DATA=fffffff86dd16de | Actual DATA=fffffff86dd16de | [7208855000 PASSED] :: ADDR=65534 | Expected DATA=fffffff86dd16de | Actual DATA=fffffff86dd16de | APB TEST SUMMARY: Total=65535, Passed=65535, Failed=0
```

Back to back Write Read Test






Slave Error AOR Test



```
10345000 PASSED] :: ADDR=65628
                          DATA=xxxxxxxxxxxxxxxx
                          Expected DATA=xxxxxxxxxxxxxxxxx
10455000 PASSED] :: ADDR=65629
                                                    Actual DATA=xxxxxxxxxxxxxxxxxx
10565000 PASSED] :: ADDR=65630
                          Actual DATA=xxxxxxxxxxxxxxxx
                          10675000 PASSED] :: ADDR=65631
                                                    Actual DATA=xxxxxxxxxxxxxxxxx
10785000 PASSED] :: ADDR=65632
                          Actual DATA=xxxxxxxxxxxxxxxx
[10895000 PASSED] :: ADDR=65633
                          Expected DATA=xxxxxxxxxxxxxxxxx
                                                    Actual DATA=xxxxxxxxxxxxxxxxxx
                          [11005000 PASSED] :: ADDR=65634
                                                    Actual DATA=xxxxxxxxxxxxxxxxx
APB TEST SUMMARY: Total=100, Passed=100, Failed=0
```

Random Write Read Test







```
7208305000 PASSED] :: ADDR=49032
                                  Expected DATA=754a5c7f5a93c4c9 |
                                                                   Actual DATA=754a5c7f5a93c4c9
7208415000 PASSED] :: ADDR=44987
                                  Expected DATA=334db32f1616904d
                                                                   Actual DATA=334db32f1616904d
7208525000 PASSED] :: ADDR=9490 |
                                  Expected DATA=4a82219d5b35d9ff | Actual DATA=4a82219d5b35d9ff
7208635000 PASSED] :: ADDR=33170
                                  Expected DATA=8191db3c0a75eb99
                                                                  Actual DATA=8191db3c0a75eb99
7208745000 PASSED] :: ADDR=29807
                                  Expected DATA=4e63e0721243f801
                                                                   Actual DATA=4e63e0721243f801
7208855000 PASSED] :: ADDR=11285
                                  Expected DATA=487c070188179740
                                                                   Actual DATA=487c070188179740
   TEST SUMMARY: Total=65535, Passed=65535, Failed=0
```

Strobe Test


									188.7 <mark>00</mark> ns					215 000		
Name	Value	155.000 ns	160.000 ns	165.000 ns	170.000 ns	175.000 ns	180.000 ns	185.000 ns	190.000 ns	195.000 ns	200.000 ns	205.000 ns	210.000 ns	215.000 ns 215.000 ns	220.000 ns	225.000 ns
₩ PCLK	1															
₩ PRESETn	1															
[™] PSELx	1															
™ PENABLE	1															
₩ PWRITE	0		1													
> • PADDR[19:0]	80000								00008							
> • PWDATA[63:0]	0519faff4cdd								0519faff4cddb4c2	!						
▶ FSTRB[7:0]	11011110								11011110							
> • PRDATA[63:0]	222222222						ZZZZZZZZ	ZZZZZZZZ						0 519XX1	ff4cddb4XX	ZZZZZZZZZZ
□ PREADY	0													1		
¹ PSLVERR	0															
												2				




Alignment Test









Boundary Test





Violation Test



Assertion Plan

SI No.	Test Name	Purpose
1	apb_sel_enable_assert	Verify that when PSELx is HIGH, the next cycle has PENABLE HIGH
2	apb_pready_assert	To ensure that when PENABLE and PSELx are both HIGH until PREADY goes HIGH
3	apb_pslverr_assert	PSLVERR must assert when PSEL, PENABLE, and PREADY are HIGH
4	apb_reset_assert	To ensure apb bus goes default value
5	apb_valid_write_assert	when PREADY and PWRITE is HIGH, PWDATA must be stable
6	apb_valid_read_assert	when PREADY is HIGH and PWRITE is LOW, PRDATA must be stable

Assertion Plan

```
23
         // 1. PSELx must be followed by PENABLE
24
         property apb sel enable assert;
25
             @(posedge PCLK) disable iff(!PRESETn)
26
27
              (PSELx && !PENABLE) |=> (PSELx && PENABLE);
         endproperty
28
29
30
         // 2. Must wait until PREADY when PSELX & PENABLE HIGH
31
         property apb pready assert;
             @(posedge PCLK) disable iff(!PRESETn)
32
33
              (PSELx && PENABLE) |-> (PSELx && PENABLE) until with PREADY;
         endproperty
34
35
         // 3. PSLVERR only valid when transfer is active
36
37
         property apb pslverr assert;
             @(posedge PCLK) disable iff(!PRESETn)
38
             PSLVERR |-> ##0 (PSELx && PENABLE && PREADY);
39
         endproperty
40
```

Assertion Implementation (Cont)

```
42
         // 4. Reset must drive signals low
         property apb reset assert;
             @(posedge PCLK) disable iff(PRESETn)
             (!PRESETN) |-> (PADDR == 0 && PWDATA == 0 && PRDATA == 0 && PENABLE == 0
             && PSELX == 0 && PWRITE == 0 && PREADY == 0 && PSLVERR == 0);
47
         endproperty
         // 5. Write data must remain stable during transfer
         property apb valid write assert;
             @(posedge PCLK) disable iff(!PRESETn)
52
             (PSELx && PENABLE && PWRITE && !PSLVERR) |-> ($stable(PWDATA) until with PREADY);
         endproperty
         // 6. Read data must remain stable during transfer
56
         property apb valid read assert;
             @(posedge PCLK) disable iff(!PRESETn)
             (PSELx && PENABLE && !PWRITE && PREADY && !PSLVERR) |-> ($stable(PRDATA) until with PREADY);
58
         endproperty
```

Assertion Implementation (Cont)

```
62
63
         // Assertions
64
65
         assert property (apb sel enable assert)
             else $error("PENABLE not asserted in cycle after PSELx HIGH");
67
68
         assert property (apb pready assert)
             else $error("PREADY not asserted while PSELx & PENABLE HIGH");
70
71
         assert property (apb pslverr assert)
             else $error("PSLVERR asserted without valid transfer");
72
73
74
         assert property (apb reset assert)
75
             else $error("Signals not reset correctly during PRESETN LOW");
76
         assert property (apb valid write assert)
77
78
             else $error("PWDATA not stable during write transfer");
79
         assert property (apb valid read assert)
80
             else $error("PRDATA not stable during read transfer");
81
```

Coverage Plan

Purpose

Implementation

Checking all range of address get write &

read with all range of data

SI No.

9

Coverpoint

cross_addr_data_pwrite

O1 140.	Coverpoint	i dipose	implementation
1	PSELx_cp	l Houre slave select signal toggles correctly	Check bins sel_active and sel_inactive during various transactions.
2	PENABLE_cp	Ensure PENABLE signal toggles properly during transactions.	Sample enable active and inactive states during WRITE and READ cycles.
3	PWRITE_cp	•	check bins for both PWRITE=0 (read) and PWRITE=1 (write).
4	PREADY_cp	Ensure PREADY signal is properly sampled for wait states.	Include both ready and not_ready bins.
5	PADDR_cp	Verify that addresses cover the full memory range.	Check valid & invalid address bins.
6	PWDATA_cp	Ensure write data exercises different value ranges.	Drive low, mid, high data values.
7	PRDATA_cp		Sample PRDATA during read transactions with low, mid, high address bins.
8	PSLVERR_cp	Check APB slave error appear	set bins for error (1) and normal (0) responses.

Ensure data written to addresses exercises all

combinations.