

Lec 04  
09 August 2022

Current Program Status Register (CPSR)

N	Z	C	V								I	F	T	Mode
---	---	---	---	--	--	--	--	--	--	--	---	---	---	------

" " no carry it becomes 0.

when the  $a \neq 0$ ,  $z \neq 0$ .

it becomes 1. otherwise it remains 0.

the range is: shift signed no.

$$\begin{array}{r} + 42 \\ + 43 \\ \hline + 85 \end{array}$$
$$\begin{array}{r} 0100 \quad 0010 \\ 0100 \quad 0011 \\ \hline 1000 \quad 0011 \end{array}$$

LD0-  $V = 1$

$$N=0$$

here the value is out of range.

that means there occurs an overflow.

But ~~the~~ the sign bit of the result is negative.

when there occurs an overflow, ~~these result~~ the sign bit of the result shows the wrong value.

# N: 'N' is the sign flag like in Intel.

In Intel if SF (sign flag) shows the MSB of the result.

That means if there is an overflow,

SF=0  $\rightarrow$  the number is negative } shows the opposite one of result.  
SF=1  $\rightarrow$  the number is positive }  
(example-1)

the If there is no overflow

SF=0  $\rightarrow$  positive result } correct to result.  
SF=1  $\rightarrow$  negative result }  
(example-2)

But in ARM processors 'N' bit always gives the correct answer.

Example-2

+ 23H	0010 0011
+ 31H	0011 0011
<hr/>	<hr/>
54	0101 0100

LSB  $V=0$

$N=0$

If  $N=0 \rightarrow$  the result is positive

If  $N=1 \rightarrow$  the result is negative.

If there is no overflow

$N$  gives the same value of MSB.

If there occurs overflow  $N$

gives the opposite of MSB of the result.

Hence  $N$  shows always the sign of the result.

IRQ, FIRQ:

IRQ is the normal interrupt.

In this interrupt when this interrupt

occurs the result of the current program status stores some location.

and go to the interrupt. Because

when ~~the~~ it will back to the main program, it could restore the

results of/status of the main program.

FIQ is the fast interrupt.

When this interrupt occurs rather than storing the results, the processor uses the new set of registers to ~~to perform~~ to respond to the interrupt.

IF

'I' is used to disable IRQ (normal interrupt)

IF

'F' is used to disable FIQ (Fast interrupt)

When  $I, F = 0 \Rightarrow$  interrupt enabled.

$I, F = 1 \Rightarrow$  interrupt disabled.

\* The default value of I and F is 1.

(I and F flags are opposite of interrupt flags in Intel.)

TS

In ARM7 there are two states two

to operate the processor in it.

1. Normal state.

2. Thumb state.




In normal state the instructions are 32 bit. In thumb state the instrs are 16 bit.

Obviously the normal state instrs are more powerful than thumb state instr.

Sometimes <sup>mem size</sup> cost, longevity, power consumption are more important than performance. In that case thumb instructions are used.

For example,



in 1B of memory, 256 instrs can be stored in normal state.

But if we use thumb instrs we can store 512 instrs, that is double of normal instrs.

ARM B  
→ responds fast (first priority)  
ARM M →  
(cheapest, less power consumption)

\* In thumb state we can store twice no. of instas than in normal instas. In a size of memory.

\* code density increases in thumb state.

\* The default value of  $\tau$  is 0.

it is in normal state.

if  $\tau = 1$ , the processor is in Thumb state.

### Modes:

There are 7 operating modes in ARM processors. The bits in "Mode" indicates in which mode the processor is working at right now.

1. Supervisor mode
2. User mode
3. System mode
4. IRQ Mode
5. FIQ Mode
6. Undefined Mode
7. Abort Mode

# SPSR (save program status register)

SPSR is the same as CPSR.

when an processor moves from one mode to another it stores the current status into the SPSR.

while coming back from that mode to previous one. The CPSR restores the status from SPSR.