registers (Programmers Model) 14 August, each Thereare 37 negisters in ARMY. P14-LP K13-5P SPSR cP34 020 TGA P14-13 R13-5P c PSP 388° RIZ R12 R13-SF P14-LZ P15-PC 3PSP 5VP c psp. 4 R13 R13-52 R14-12 R15-PC cpsf 3892 [70 B 2 PEGS NACO R13-5E R15-PC RH-14 alsz. 2858 FIB 80 RD - P.15 -> 18 5 NO 670 > 5 c pst - 1 245/250 R13-5P R19-5P R14-LR R15-PC apsp. 129 2 82

USR 1595 -> 17

There are 7 modes. 90% of its whethere on APM processors spands time in users (USP) mode. They have some segitors.

RO to RIS are general parpare purpose registers. But some of them have special wx.

2 address of top of stack.

PIY - LR (Unk Register)

RIS -> PC (program pointer) it contains the address of nort instruction.

CPSR - A Is it contains the flags of ARM.

(flag negisters)

thore are RO to 15 => 16 fee

Total 12 registers are voed in USER mode.

autot wich there are rope advogs (physically new rogisters but withsome name) in di fors di Herent Modes.

Il Osep uder and St System node use the same set of pagistops. Because System Nobe is not diterent from ososo mode but they are the privileged part from the uses there seed not need any interrupt to exten the system note to uspo no de la invoke system node. so these too modes use same set of midanata di disconi de sociations.

LR ->5

Have I need any interrupt. They

The other five nodes are smoked by
sifferent
seven interrupts.

Later I made is

In other processers when any intempt occurs one go to the Is and after operation we return to the nam op program.

> But in ARM? when an interrupt occups, not only we go to the Esp B but 9/50 the mode changes.

In normal pricess, before going to 13R, 1C stones it advess to
stack and than secence 15R

allness. After finishing ISR operation. pe gets back its address which pet gets its value for is stored before going to 162.

I In ARM stack is not used. because state stock is in menory Menony operation is also slow also it distupls pipelining.

So instead of using stock ARM uses (L& link Registers) Le stores the address of previous

I when any interrupt occups, Let 120 (Interrept Request) PC, stores 14's value to LR of SRB. after finishing the intempt PC gets it's value from LP of IRD. # when fig interrupt occurs PC stures its value to LP of FIB Also when going back from tis interrupt pc gets its value from L2 of FIG.

then accent lak

Similarly two et fine voles there

The pregisters in users used does not cantain any offices of allow andes. Because users always stays in users mode so users mode does need to go back any where.

But the's LP is used when we use my twention. When any twention is called ful value in periods.

690 690 abou 5P3R -50 about

He when we are in osep mode, thore are occuping operation and they have may have some for values. The tap values are stoned in CASR.

At that time if any interrupt's called, the ext cPSR will be used too 15 Po of that interrupt.

When back to main program

brusto mode the flags values in previous apprations will be bost for going to

int opspasses top

Per Bradder

Per Many Spadder

So CPSR values should be stored in any pegisters called 3P5 5P5R.

So two five modes, a there are five 5P5P.

There, is no sp: spsR in USFR/848

Mode. Because upon unde does need

to go back to any often mode.

In see we way have use some stack operation. at that time we very got any other node. There we may use stack operation.

slike coming à user ude. the top of stack values night be different. so there required requests of periot registers for each of the o different modes. Every modes needs its own SR SP registera. For more five under there are new 5 60 registor.

FIG reas -> 5

to not not not interrupt,

before going to ISP the

values of registers (general purpose

registers) are startedin.

menery. Decaye view books,

to user node ever get the poerior,

value.

126 (LTB) ISP(178)

Stance - money

F18

int Ito New set of Int 18 to R12 Ceronan - - Paoi # In fast intrarrupt (F?S) we use a new set of negistors (R8 12) 5 mgs). By doin using these new was we do not need to load and store with meaning which colps At in proces time and also in polipelining. These the general purpose pegister values do not get changed voidle using FIB. I In ratual situation we use IFB intercept, in chitical situation coe use PID interrupt.