ARMT CPSR- Flag legister

Lec 04 09 August 2022

If a PSR Has signisted of ARM Oursent Program status Register (CPSR)

ARMY-CPSI (Plag Magisters)

NZCV

1 F T Mode

de C: co is the carry flag.

colon there is it becomes I.

no cory it becomes D.

the zero Hog.

when the nesalt is serott, 2=1

when the u \$0, 2=0.

V: 'v' is an overflow flag.

when the value is out of large for sign it numbers. It becomes 1. otherwise it remains.

Ford enample, fordatign hit umber.

the parge is: 86:t singed NO.

Engyle=1: + 92 + 43

+ 92 0100 0010 + 43 0100 0011 + 85 1000 0011 LDO- V=1

N=0

here the value is out of sange. that means there occurs an overflow.

> But the see of the sign bit of the sesult is regative.

water when there occurs an overations, there secult the sign bit of the result shows the wrong

N': N'is the significant like in Intel.

In Intel it of (sign true) shows the MSB of the result.

That means it there is an over- flow, SF=0 -o transmiter is negative] shows sf=1 -0 thenumber is positive the opposite opposite one.

the Pt there is no oneither of remit. SF=0 -D positive voeruiting correct Low V=0

SF=1 -D negative vegult) to regult.

(example-2)

But in ARM pricessom 'N' 6:F always gives the collect mower.

+ 231 0010 0014 + 3/4 001 0001 54 0101 0100

it N=0 -D the result is positive i N=1-D the result is negative.

It there is no overflow of MSB.

If there occurs overflow of Giver the opposite of MSB of the result.

Hence of shows always Esign of the result.

140, F10:

1 PB is the normal interrupt.

In this interrupt cohen this interrupt occurs the possult of the powerant procyam status stones some location.

and go to the interrupt. Because when the it will beach to the main program, it will beach to the voesnites of fetatus of the nain program.

FIG is the dast interrupt.

When this interrupt occurs rathers then

stroing the results, the processor

uses the read set of pegreters

to docperdor to respond the interrupt.

I's wed to disable IlB (morgal)

151 PS word to disable FIB (fortintempl)

when I,F = 0 => interrupt enabled.

2,F = 1,=p interrupt disabled.

I the default value at I and of 45 1.

(Land & Haps are opposite of interrupt flags

In ARMY at there one two states two se to operate the processor in it.

1. Normal state.

2. Thumb state.

In resemal state the instanchians are 32 bit. In thumb state the intro are 16 bit.

Obriously the normal state inchos apper more powerful than thank state instr.

Sometimes cost, longitivity, power consumption of are worse important than parofomance. In that case

thumb instructions are used.

Foro enample,

1KB 1024 13

Thunk inters

revonal inches (code dens: ty increases)

in 1B of menorby, 256 intos can be stored in roponal state.

Outifuse use thurst justes are an stone size instruction, that is double of normal instas.

went or sobounds from fairly

In tumb state we can stope twice no. of instas than in ropal ins instas. In a size of memory. Be code density increases in town state.

The Letantt value of t is 0.

it is in normal state.

if t=1, the processors is, in Thumb

state.

Modes:

These are 7 operating modes in ARM

processors. The lits in "Flode" indicates in
which mode the processors and is worshing,
who right new.

1. Suparvisor rode

2. Usar role

3. System robe

4. IRB Ushe

5- FIB Mode

6. Underlined Mode

7. Abott Hode

It spsp (save program status registers)

SPSP 1°3 the same as approximation of the status from me, while to another of status from me averant status into the 3PSP.

While coming back from that made to previous one. The cPSP, responses the status from spsp.

aport Englaced & John Stall

processon. The lite in "plode" indicates

Millone, 21 No A02292079 -24 Son 13-16

abor onormans .

Jan. 6020 . 80

specific medials

4. IRS vide

1. 1 1 1 1 1 1 7

adaly bankaback - 3