

# ARM7 Registers (Programmer Model)

Lec 05

14 August, 2022

There are 37 registers in ARM7.

UND


ABT

SVR

FIQ

FIQ

USR/SYS



$R0 - R15 \rightarrow 16$   
 $CPSR \rightarrow 1$   
 $5 \text{ New } SP \rightarrow 5$   
 $5 \text{ New } LR \rightarrow 5$   
 $5 \text{ New } SPSR \rightarrow 5$   
 $5 \text{ New } FIQ \rightarrow 5$

$17$   
 $20$

$\Rightarrow 37 \text{ Regs}$

## USER/SYS $\rightarrow 17$

1 There are 7 modes. 90% of its lifetime an ARM processor spends time in user (USER) mode. They have some registers.

2 R0 to R15 are general purpose registers. But some of them have special use.

R13  $\rightarrow$  SP (Stack pointer). It contains the address of top of stack.

R14  $\rightarrow$  LR (Link Register)

R15  $\rightarrow$  PC (Program Counter) it contains the address of next instruction.

CPSR  $\rightarrow$  it contains the flags of ARM.  
(Flag Register)

there are R0 to 15  $\Rightarrow$  16 Reg

CPSR  $\Rightarrow$  1 Reg

Total 17 registers are used in USER mode.

Out of which there are more 20 regs (physically new registers but with same name) in diff different modes.

# User mode and System mode  
use the same set of registers.

Because System Mode is not  
different from user mode but they  
are the privileged part from the  
users. There <sup>does</sup> ~~need~~ not need any interrupt  
to enter the system mode <sup>from</sup> ~~to user~~  
mode to invoke system mode.

So these two modes use same set of  
registers.

LR → 5


# User mode and System mode do not  
have / need any interrupt. They  
are auto invoked.

# The other five modes are invoked by  
different  
seven interrupts.



A In other processors when any interrupt occurs we go to the ISR and after operation we return to the main program.

But in ARM7 when an interrupt occurs, not only we go to the ISR but also the mode changes.



B In normal process, before going to ISR, PC stores its address to stack and then receive ISR address. After finishing ISR operation, PC gets back its address which is stored before going to ISR.

⊢ In ARM stack is not used.

because ~~stack~~ stack is in memory.

Memory operation is also slow also

it disturbs pipelining.

So instead of using stack

ARM uses (LR link Register)

LR stores the address of previous mode.

# When any interrupt occurs, let  
IRQ (Interrupt Request)

PC stores its value to LR of

IRQ. after finishing the interrupt

PC gets its value from LR of IRQ.

# When <sup>(last interrupt request)</sup>FIQ interrupt occurs

PC stores its value to LR of FIQ.

Also when going back from this

interrupt PC gets its value from

LR of FIQ.

Similarly for all five modes there  
are five LR registers.



LP  
The registers in user mode does not contain any address of other modes. Because users always stays in user mode. So users mode does need to go back anywhere.

But this LP is used when we use any function. When any function is called the value in PC is stored in LP of user mode.

SPSR → 5

# When we are in user mode, there are occurring operation and they have may have some flag values. The flag values are stored in CPSR.

At that time if any interrupt is called, the CPSR will be used for ESP of that interrupt. When back to main program

In user mode the flags values in previous operation will be lost for going to ISR.

So CPSR values should be stored in any registers called SPSR.


So for five <sup>have</sup> modes, there are five SPSR.

There is no SPSR in USER/SYS

Mode. Because user mode does need to go back to any other mode.

SP → 5

In user mode we may use some stack operation. at that time we may go to any other mode. There we may use stack operation.





while coming to user mode.

the top of stack values might be different.

So there ~~required~~ requires

sp ~~regist~~ registers for each of the ~~a~~ different modes.

Every mode needs its own ~~sp~~ SP register.

For more five modes there are need 5 bp registers.

FIQ regs  $\rightarrow 5$


# In ~~normal~~ normal interrupt,

before going to ISR the values of registers (general purpose registers) are stored in

memory. Because when back

to user mode we get the previous value.





# In fast interrupt (FIR)

we use a new set of registers (R8 to R12  $\Rightarrow$  5 regs).

By ~~don't~~ using these new regs we do not need to load and store with memory which helps ~~not~~ in ~~of~~ save time and also in pipelining.

Thus the general purpose register values do not get changed while using FIR.

# In normal situation we use ISR interrupt, in critical situation we use FIR interrupt.