ARM7 Instruction set Prot III

Arithmetic Instruction

0 ADD RO, RI, RZ

Box RITR2

PU, F1, F2, 911 ave 32 vit segisters. The sum of plant fl stones in RO.

too the sum of two 32 hit unaler can be 32 bit at

the outon bit is the carry. Ibs and mose you say it we want to get this carry they value. We have to write

saa pulsi attis bebbo value !

(d) ADC 20, 21, R2 PO4 F1+ F2+ CF

Vie of a pulsioner ent. OCA

ADC means stands for a add with carry sometimes we do by bit addition.

hat put DEM our operate 32 lif at a time. so we devide the wer number by two parat.

the summation of lover part

can produce a carry. this

carry is will be added with

the logicer 325it of number
too example. a processors can add

15 bit at a borne.

ADDS It part 100: 101.

13:00

the first 32 lit will be added

resing ADD. The remaining hits will

be added with using ADC.

3 SUB 20, H, RL 200 21-21

A For affetting the flag we have to write 50BS 20,21,22.

there will be borrow when 21 is legaler 22.

In ARM if the phorpow carry flag becomes O. if there is no horrow, early flay become It works like CF.

* cary flag antains invested borow. #3BC stands for structaet with borrow.

Like addition. we can subtract 64bit, Poblit .. by wing SBC. The tirste 32 hit sultantions de for tes "eneane subtretion" occupal using subs. The remaining hits will be substrated ising socs. is for affecting 14,19,09 (102)24, mids when end the flags.

If we want subtract too large and and the first se subtact the (16 st policies and solower one than we subtract () the dig har one. If the lower me from the cooper part.

(4) 5BC RO, 21, R2 POCFI-PL-CF

I (Cooker Jamos)

PO, R1, P2

de be "terese sub-badion

suppose the result will

tour everage (be cimal number) Aust for a seemen of path (7 mand pull proof among an -11 9

2 8 Sound Sub -D SUB SBL if there is borrow carry flag becomes o.

unied bedown sulation cultitée = 1.

if there is no borrow carry flag become o.

SUI SBC RO, RI, RZ . Dat 1-12 Cf.

FOR RO, RI, R2 # 25B stands for 24x "Revenue subtraction"

ROL R2-R1

250, stande for " Peresse subtraction 6 RSC RO, R1, 72 20 = 22 - R1 - EF with carry. 11.

Englan the Instruction. RSCEBS RO, RI, RZ Aux: PSCH RSCEOS PO, K1, P2.

and transfer as whit the result of at the previous instruction is equal. (that were zero flag & is is is is) twon 250 will occurs A (EG Extent) a And after subtract the regult will affect the flags. (5 effect)

Multiply Instanction

Truce is no instruction for division in PEM.

== 3.5 ora quioent= 3, semainder= 1.

25 8051 supposate division. it gives the newer in @ way. But in moderandery we want answer in @ say (frotting water). ARM Lees not supposed the Holding values. 50 tuelle art is no south for division. when one need divion oper operation we me an additional crop with ARM to get division value with frantins.

O MUL 20,21,22 # MUL stands for Multiply. 20← P1×P2

@ MLA PO, 71, R2, R3 ROL (P1 * R2) + 23

MLA stande for multiply and Accumbe tipost st multiply Pland P2 and adds the value coith, 23.

And store it in to.

What wormly Roma R3 retains the same registers.

alliplication can be whed MLA RO, R1, R2, RO ROL (PIXR2) + RO

where normally we multiply several values and finally add all of them.

× 19] multiplication 2074 Accumulation
4374

LONG MULTIPLY

pent to get devision

32×32 Dean gone late 321:1- Malue. 32×32=D man 3:20 is 64 1/2 t

The normal multiply wasks on 32×32=232.

unsigned numbers.

The my nulliply words on 32x32 \$ 64. The long multiply actually do multiplication of 32 bit values.

w so grestion arises why the resorm multiplication is negyined. sometimes we works on 8 hit on 16 hit. 16×16 mar generate 32 bit value. revonal multiplication can be used. * Also normal multiply includer his only on

2 MULL RO, R1, R2, R3 (P1, R0) - P2X R3

-) 5MULL 20, 21, R2, R3

WHULL' solands for unsigned multiplication. Two weets to used to milityon 32 bit and unsigned numbers.

SMULL stands for signed well-iplication. It is and to nultiply 32 bit signed rumbers

The processors dollows two different approaches for unsigned and signed runber multiplication

while o stands for Long.

) DMLAL RO, R1, R2, R3 (RI. RO) 4 (R2X R3) + (PJ. PO)

UMLAL ustrals far unsigned, ML stands for maltiplication, A ton accumulate, and the last Lestands for Lows.

first pax p3 seemed (P2X P3)+ (P1-20) timally the result will be stored

in (22 and 20).

) SMLAL RO, Rt, R2, R3 A SULAL stands for igned sultiplication and accomplate. Long

At SMLPLS x,y, z,w ouplain

tist zxw
second zxw + my,x

third my, xxx + y,x

downth affects the flags after operation.

Logic Inst

B AND RO, RI, RZ
ROE PINRZ

B OP 20, R1, R2

R0 ← R1 V R2

3 EOR RO, R1, F2 RO€ RI@ F2

BIC RO, R1, R2

RO← R1 1 R2

s needed

atu affect flags # mything AND with 0 the becomes 0.

---- 12 --- 09 JAJMU (

anything or with I the bit becomes I.

×012

remains the same.

Hangliving & xoo with I the bit becomes complemented.

anything xor with a the bit becomes

operations on a signa single bit without offerting the ather sits of of number was can apply AND, of, xor appointion.

The operations are a make the bit D.

I make the bit D.

I make the bit D.

I make the bit D.

BIC RO, RI, RZ

BIC RO, RI, RZ

DIC RO, RI, RZ

21-10-120 RO4-(R1A R2)

(CMP RO, RI (LO- RI) (CMN RO, RI (PO+ RI)

(RO A RI)


® 7€B 20, ₽1 (ROB RI)

stope stope south stope will affect flogs.

's' not needed

operation. and affects the zero and regative Hays.

MENT (compare with mag nightine value) rigative means 21s complement. 2's complement of P1 is (-P1) 50, RO-(-P1) 10+P1



 this instruction the test whether the two vilues are semoforce oro not. It is an AND operation - It does not store the value but affects the Haps.

A TEB stands for "Test: F Equal."

TEB +0, R1

(RO@R!)

Et the two rumbers dere equal the servet becomes zero.

After this instruce check

zero flag. If zero flag is 1.

The numbers are equal otherwise the numbers are equal.