

K = No. of stagesN = No. of sustantion. # pipelining: dividing the different
parots of Enstrowation and
overlapping them.

ARM hears three stage pipeline.

1. 71	1 72		I_3	1	7-4	Ig	.)	
E P1 8	F1 Fa B	EB	F3 9	53	494	F5 D5 E	3	Moranal processors.

Total cycle = KXNT

F2 D3	En				
FD	02/ 5)			
	F3 D2	E3			
11	F4	04 E4	, 1		
		F5 0		1	
1		Fi		6	

processor.

Total cycles = K+ (N-1)

to wormen processors fetch the first, than the first inst, than execute the tripd inst.

Than fetch the second inst, than decode the second just, than execute the second just, then execute

to an each instruction requires three agele.

for pipelined processors (3 stage processors)

In first cycle, feter the first inste,

alean decode the first instr, while

decoding thinst instro, feater the first

instr at the same time decoding the

second instro and setching the third

instro. In foresth cycle are the

the second instro, decode the third

instro and setch the face the instro.

Eu: K=3, N=5

Total cycle = 3×5 - 15 (Normal processos)

Total cycle = 3 + (gf-1) = 3+4

(Pipelined processor) = 7

In pipelined processors,

first inext requires = 3 cycle,

every instrattor tirst requires = I cycle.

If there is 100 inst.

T.L = 100 ×3 = 30 cycle (Normal)

T.C = 5 + (900-1) = 102 agale (ripelined).

50 3 stage pipelined processors

is 3 times tester than narrow (

It felicing, decoding and execution

for each instruction must be dere

in one agele to rainteen pipeline

processor.

All the instruction im ARM is execution 32 with so tatalong, lecoding and execution take exectly 2 cycle of of time.

pipelines fails when there is buffle or bravely in the pipeline.

(Drawbacks in ARM)

pentium there is "branch
prediction algorithm" which
protects from bushe from in
pipelinding.