

ARM7 Instruction set Part III

Arithmetic Instruction

① ADD R0, R1, R2

$$R0 \leftarrow R1 + R2$$

R0, R1, R2 all are 32 bit registers. The sum of R1 and R2 stores in R0.

~~for~~ the sum of two 32 bit number can be 32 bit or 33 bit.

$$\begin{array}{r} 99 \\ 99 \\ \hline 198 \end{array} \quad \begin{array}{r} FF \\ FF \\ \hline 1FE \end{array}$$

the extra bit is the carry.

if we want to get this carry flag value. we have to write

ADDS R0, R1, R2

↳ status

Now we will get all the 33 bit value.

② ADC R0, R1, R2


$$R0 \leftarrow R1 + R2 + CF$$

ADC means stands for add with carry. Sometimes we do 64 bit addition.

but ARM can operate 32 bit at a time. So we divide the user number by two part.

The summation of lower part
can produce a carry. this
carry is will be added with
the higher 32bit of number.

for example. a processor can add
16 bit at a time.



By this way we can also add

64 bit, 128 bit, 256 bit - - - numbers.

The first 32 bit will be added

using ADD. The remaining bits will
be added with using ADC.

③ SUB R0, R1, R2
R0 ← R1 - R2

For affecting the flags we have to write
SUBS R0, R1, R2.

there will be borrow when R1 is less
than R2.

In ARM if there ^{is} borrow
carry flag becomes 0. if there
is no borrow, carry flag become
1.

It works like \overline{CF} .

* carry flag contains inverted borrow.

④ SBC R0, R1, R2
 $R0 \leftarrow R1 - R2 - \overline{CF}$

SBC stands for ~~s~~ubtract with
borrow.

Like addition. we can subtract

64 bit, 128 bit... by using SBC.

The first 32 bit subtraction
occurs using SUBS. The

remaining bits will be subtracted
using SBCS. 's' for affecting
the flags.

If we want to subtract too large
number. first we subtract the
lower one then we subtract
the higher one. If the lower one
part is higher than it borrow it
from the higher part.

for example (decimal number)

$$\begin{array}{r} 1 \\ 47 \\ - 19 \\ \hline 28 \end{array}$$

done first sub \rightarrow SUB

second sub \rightarrow ~~SUB~~ SBC

if there is borrow carry flag becomes 1.

$$\therefore CF = 1.$$

if there is no borrow carry flag becomes 0.

$$CF = 0.$$

~~SBC~~ SBC R0, R1, R2

$$R0 \leftarrow R1 - R2 \leftarrow CF$$

⑤ RSB R0, R1, R2

$$R0 \leftarrow R2 - R1$$

RSB stands for "reverse subtraction"

⑥ RSC R0, R1, R2

$$R0 \leftarrow R2 - R1 - CF$$

RSC stands for "reverse subtraction

with carry."

Explain the instruction. RSCEQS R0, R1, R2

Ans: ~~RSC~~ RSCEQS R0, R1, R2.

if the result of the previous instruction is equal. (that means zero flag is '1')

then RSC will occur EQ Effect) and after subtract the result will affect the flags. (S effect)

Multiply Instruction

There is no instruction for division in ARM.

$$\frac{7}{2} = 3.5 \quad \text{or} \quad \underbrace{\text{quotient} = 3, \text{remainder} = 1}_{(2)}$$

~~ARM~~ ARM support division. it gives the answer in (2) way. But in modern day we want answer in (1) way (floating value).

ARM does not support the floating values.

So there is no instruction for division.

When we need division operation we use an additional chip with ARM to get division values with fractions.

① MUL R0, R1, R2
R0 ← R1 × R2

MUL stands for Multiply.

② MLA R0, R1, R2, R3
R0 ← (R1 × R2) + R3

MLA stands for multiply and Accumulate

first it multiply R1 and R2 and adds the value with R3.

and store it in R0.

Normally R0 and R3 ~~retains~~ ^{use} the same registers.

MLA R0, R1, R2, R0

R0 ← (R1 × R2) + R0

where normally we multiply several values
and finally add all of them.

$$\begin{array}{r} 23 \\ \times 19 \\ \hline 2074 \\ 2300 \\ \hline 4374 \end{array}$$

multiplication
Accumulation

LONG MULTIPLY

* 32×32 can generate 32-bit value.

$32 \times 32 \Rightarrow$ max size is 64 bit

The normal multiply works on

$$32 \times 32 \Rightarrow 32.$$

The long multiply works on $32 \times 32 \Rightarrow 64$.

The long multiply actually do multiplication
of 32 bit values.

so question arises why the normal
multiplication is required.

Sometimes we work on 8 bit or 16 bit.

16×16 max generate 32 bit value.

For 8 bit or 16 bit multiplication

normal multiplication can be used.

* Also normal multiplier works only on
unsigned numbers.

1) $\text{uMULL } R0, R1, R2, R3$
 $(R1, R0) \leftarrow R2 \times R3$

'uMULL' stands for unsigned multiplication.

This instr is used to multiply 32 bit ~~and~~ unsigned numbers.

2) $\text{SMULL } R0, R1, R2, R3$

SMULL stands for signed multiplication. It is used to multiply 32 bit signed numbers.

The processor follows two different approaches for unsigned and signed number multiplication.

$\text{uMULL} \rightarrow$ stands for long.

3) $\text{UMLAL } R0, R1, R2, R3$

$(R1, R0) \leftarrow (R2 \times R3) + (R1, R0)$

UMLAL stands for unsigned, ML stands for multiplication, A for accumulate, and the last L stands for long.

first $R2 \times R3$

second $(R2 \times R3) + (R1, R0)$

finally the result will be stored in $(R1 \text{ and } R0)$.

4) $\text{SMLAL } R0, R1, R2, R3$

SMLAL stands for signed multiplication and accumulate - long

SMLALS x, y, z, w explain

first zxw

second $zxw + y, x$

third $y, x \leftarrow zxw + y, x$

fourth affects the flags after operation.

Logic Instr

① AND R0, R1, R2

$R0 \leftarrow R1 \wedge R2$

② OR R0, R1, R2

$R0 \leftarrow R1 \vee R2$

③ EOR R0, R1, R2

$R0 \leftarrow R1 \oplus R2$

④ BIC R0, R1, R2

$R0 \leftarrow R1 \wedge \bar{R2}$

S
needed
to
affect
flags

---	---	---	---	---	---
1	1	1	1	0	1
---	---	---	---	0	---

anything AND with 0 the bit becomes 0.

---	---	---	---	---	---
0	0	0	0	1	0
---	---	---	---	1	---

anything OR with 1 the bit becomes 1.

XOR					
0	0	0	0	1	0
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	0	0	1

anything XOR with 1 the bit becomes complemented.

anything XOR with 0 the bit remains the same.

I suppose we want to perform any specific operation on a single bit without affecting the other bits of number.


We can apply AND, OR, XOR operation.

The operations are

- make the bit 0.
- make the bit 1
- make the bit complement

BIC is an AND operation but it ands with complement value of second register with first register.

BIC R0, R1, R2



$$R0 \leftarrow (R1 \wedge \bar{R2})$$

- ⑤ CMP R0, R1
(R0 - R1)
- ⑥ CMN R0, R1
(R0 + R1)
- ⑦ TST R0, R1
(R0 \wedge R1)
- ⑧ TEQ R0, R1
(R0 \oplus R1)

will not
store
result.

But will
affect flags.

's' not needed

CMP compare is a subtraction operation. and affects the zero and negative flags.

CMN (compare with negative value) negative means 2's complement.

2's complement of R1 is (-R1)

$$\text{so, } R0 - (-R1)$$

$$R0 + R1$$


* TST means Test.

this instruction ~~the~~ test whether the two values are same or not.

It is in AND operation - It does not store the value but affects the flags.

* TEQ stands for "Test if Equal."

XOR



TEQ R0, R1
 $(R0 \oplus R1)$

If the two numbers are equal the result becomes zero.

After this instr. we check zero flag. If zero flag is 1.

The numbers are equal. otherwise the numbers are not equal.