


ARM Data Flow Model, Core Architecture

How to learn an architecture of a processor?

There are three operations done in processor.

- Fetch an instr
- Decode
- Execute.

The system of learning it is to trace the path of fetching, decoding and executing.

Fetching—

Fetching means transfer the instruction from memory to MP.

The address of instruction is stored in PC. It contains the address of the next instruction.

In ARM (R0 to R15) the R15 is the PC register.

The PC will put on the address bus (32).

The address bus will go to the location given by the PC. In that location the data is stored. This data can be is

transferred to the data bus (32).

This data can be instruction or normal data.

If it is ^{an} instruction data bus sends the information to the "Control Unit".

If it is normal data data bus sends the information to the "Sign. Enter".

Decoding:

The section in architecture decodes the instruction is called "Control Unit".

There are two types of control unit.

1. Hardwired \rightarrow Rigid but very fast
2. Microprogram \rightarrow flexible but slow.

As ARM is a performance based μp so its control unit is hardwired based.

Decoding takes place exactly in one cycle.
Decoding means understanding the op_{code} op_{code} what has to be done. After decoding 'Control Unit' sends signals to the total system of ~~architecture~~ ^{the} system of architecture to operate ~~the~~ instruction.

Execution:


In ARM all the operations are done through ~~memory~~ registers. Only operation that is done on memory is load and store. When any value comes through databus, if the value is an instruction it goes to 'control unit' and if the value is a data it goes to 'signal extend' unit.

What is the requirement of sign extender?

When we load any data from memory the data can be 8bit, 16 bit or 32 bit.

The reg register where the data will be kept is 32bit. If the data is 32bit it goes directly to the register. If the data is 16 bit or 8bit, it has to be extended and make it 32 bit then sends it to register.

The section which converts 8bit or 16 bit data to 32 bit is called 'Sign Extender'.



The data is extended to 32 bit by replacing using the MSB of the number. In this way the actual value of the data remains same. But at the same time it becomes 8 bit to 32 bit. or 16 bit to 32 bit.

Another question arises there is system for storing 8 bit or 16 bit data for extension in store the data.

The value in register is always 32 bit. so there is no requirement for extra extension of data.

Triadic Instrs:

ARM supports triadic instr. Ex: ADD R0, R1, R2

it means $R0 = R1 + R2$

R0 register will store the sum of R1 and R2

It is not possible to add 3 register at a single operation. Because in arithmetic operation if overflow occurs it stores the extra bit in carry flag. The carry bit can be 0 or 1

It can not be 2, 3 or more.

So adding two register maximum overflow is 1.

$$\begin{array}{r} 9 \\ +9 \\ \hline \textcircled{1}8 \end{array} \qquad \begin{array}{r} 99 \\ +99 \\ \hline \textcircled{1}98 \end{array}$$

If we add three register

$$\begin{array}{r} 9 \\ 9 \\ +9 \\ \hline \textcircled{2}7 \end{array} \qquad \begin{array}{r} 99 \\ 99 \\ +99 \\ \hline \textcircled{2}97 \end{array}$$

So here the overflow bit is 2.

For carry flag it is not possible to keep store '2' in a single bit.

So in processors summation of three register at a time is not possible.

The operation can be,

ADD R1, R1, R2 means $R1 = R1 + R2$

ADD R0, R0, R0 means $R0 = R0 + R0$.

but below one is not possible,

$R0 = R1 + R2 + R3$ (X)

shifter: (officially it is written as barrel shifter)

all modern shifters are barrel shifters. It can shift all in one cycle. It is used in addressing modes.

It is used in base indexed scaling.

Multiplication by 2 shifts leftward. one bit.

division by 2 shifts rightward by one bit.

ALU:

ALU performs the operation and stores the result in the registers.

MAC:

First understand what is MLA. (Multiply and Accumulate).

It is an instruction. MLA R0, R1, R2

This MAC is used when we do bigger multiplication ($64 \text{ bit} \times 64 \text{ bit}$)

$\begin{array}{r} 5 \\ \times 3 \\ \hline 15 \end{array}$	$\begin{array}{r} 0101 \leftarrow \text{Multiplicand} \\ 0011 \leftarrow \text{Multiplier} \\ \hline 0101 \leftarrow \text{partial product 1} \\ 0101 \times \\ 0000 \times \\ 0000 \times \\ \hline 0001111 \end{array}$	$\begin{array}{l} \text{partial product 1} \\ \text{" " 2} \\ \text{" " 3} \\ \text{" " 4} \\ \hline \text{summation of all partial product.} \end{array}$	} one accumulator is sufficient to multiply and add with previous partial product.
---	---	--	--

when we do multiplication in papers there is no. of multipliers = no. of partial product.

In comp processors if we want to do the same thing, we will require 64 registers for storing 64 partial product in 64 bit multiplier. But it is not possible.

But if we use one acc. accumulator to storing all the partial products and add them with the previous one, the ultimate result will remain the same.

So any bigger ^{multiplication} operation requires three things multiplicand, multiplier and accumulator. That's the thing is done by MAC.

It do the operation and stores it into the register.

Addressing Reg: `LDR R0, [R1, R2]`

R0 gets the address pointed by R1 and R2.

In "base index addressing mode" the one register gives the base of the address and the other registers gives the index of the address.

Suppose we want to ~~and~~ access 2004, 2002, 2009, 2001 locations frequently then we initialise one register (R1) with base value then change the index value (R2) where we want to access.

The base value x becomes 2000 and y remains 4.

In (2 to 2000) the shifter makes x ~~to~~ into 2000.

Finally a ALU calculates the address for any particular location.

There is an interesting thing comes, if we want to access ~~to~~ location, 2000, 2001, 2002, 2003... sequentially one by one.

In ARM ~~is~~ there is an "incrementer" to access a series of locations one by one.

When this incrementer is used the need to get new address ALU is not ~~used~~ to generate sequential address. Means ALU does not get disturbed. By this time the ALU can do other operations.

If we want to access series of locations ALU generate the first location and gives it to

'Address Reg' - And the further addresses are generated by 'increment' registers.

Division $15 \div 3 = 5$ quotient is 5, remainder 0.

$$15 \div 6 = 2.5 \dots$$

divisor

ARM7 does not operate with floating point numbers.

It can do division without floating points.

If we want to ^{oper} perform floating point operation we have to use the

processors with it.