

A2M7 Exceptions - Interrupts

A2M7 interrupts, also called exceptions.

There are 7 intr. They make the processors to enter different modes. seven intrs used to enter 5 Modes. To enter system mode and user mode you do not need any interrupt. So the modes are invoked by seven intrs.

Int	Mode	Low vectors	High vectors
Reset	SVR	0000 H	FFFF 0000 H
Undefined	UND	0004 H	" 0004
SWI	SVR	0008 H	" 0008
Privileged Abort	ABT	000C H	" 000C
Data Abort	ABT	0010 H	" 0010
IRQ	IRQ	0018 H	" 0018
FIQ	FIQ	001B H	" 001B

When Reset interrupt is called processors goes to supervisor mode. In SVR bits is stored.

After calling reset bits is started and after few second it goes to user mode. (Restart operation).

When we are in a program if at that time 'Undefined' is called

it goes to ~~WFI~~ 'Undefined' mode where the running operation is being killed. Then back to user mode.

* When we want to change

any of prop. ~~this~~ anything in system function. we call SWI.

calling SWI, we goes user mode to SVR mode to change anything in system.

Both SWI and -Reset works on SVR mode. ~~Reset~~ Reset starts the bios to turn on the device.

SWI is used to modify something in system. (e.g. installing any app)

* Prefetch ABT and Data ABT both work on 'ABT' mode.

When user wants to access system program or system data in the ABT mode

comes in the picture.

Then it killed the application and back went back to user mode.

There are two types of ABT intrs.

case-1: when an application tries to access program in system then the intr. is called prefetch ABT.

case-2: when application tries to access ~~the~~ system data then the intr. is called Data ABT.

There are two external hardware interrupt. IRQ and FIQ.

when IRQ is activated it goes to IRQ mode

when ~~it goes~~ to FIQ interrupt occurs it goes to FIQ mode.

* When any interrupt occurs processor goes to corresponding ~~IF~~ ISR. If the ISR has fixed address then the interrupt is called ~~vector~~ interrupt.

* All interrupts in ARM are vectored interrupt.

All the interrupts have fixed ISR address. But location 00000014 to FFFF 0014 is empty. It was kept empty for further development.

* The vectors stores the address of ISR. It does not store the ISR itself.

So for every interrupt there is one branch of instr for each of the ~~IF~~ ISR.

Our instr size is $32 \text{ bit} = 4 \text{ Byte}$.

That's why the gap from one vector to another is 4.

An interesting thing is that

there is no branch instruction for FIO. The exact ISR ~~for~~ ^{of} PIO

is stored from location 0000 0010 H.
 such as
 to as many bytes are required to
 store ISR of FIO.

As there is no branch for PIO
 so it is the fastest turn all of
 instr.



Memory

There are another way of vector.

which is started from FFFF 0000 H.


That means we can store vectors

ISR address from 0000 0000 H location
 or FFFF 0000 H location.


It is the programmer's choice to from
 which location the before will store
 address of ISR.

There is a reason behind it.

In some school of thought



in some school of thought.



ROM is not volatile. so ISP address is stored in RAM. so RAM gives the freedom of memory (ROM + RAM) positioning to the programmers.

When an interrupt occurs


PC stores its current value to

LP. Then it takes the address of

ISR for corresponding interrupt.

and finally it goes to ISR location.

and execute the interrupt.



1. \rightarrow first, $CPSR$ of current mode in ~~SPS~~ $SPSR$ is stored in ~~SP~~ $SPSR$.

\rightarrow then change $CPSR$ bit value according to the new mode.

\rightarrow Activate new registers according to the new mode.

\rightarrow The current operation before intr ^{may} ~~can~~ be in normal state or may be in thumb state.

But the ISR is always in thumb state. So before going ISR location. we have to make thumb bit 0. for ensuring normal state for ISR operation.

\rightarrow while back from ISR , the state (normal / thumb) is restored

from SPSR value . which was
stored before going to ISR

while going to ISR of any interrupt
always
IRB is disabled.

Only in two special cases FIQ is
disabled.

i. when Reset interrupt is enabled

ii. FIQ interrupt is occurred. Itself.

because no interrupt can interrupt
itself.