
## ARMA Data flow Model, case Architecture



Address Bus (32)

# How to leavon on anchitecture of a

There are tural operations done in processor.

> Fetch an instr > Decode > Execute.

the path of betching decoding and executing.

Jetching means transfer time instruction from monory to Mp.

PC. It are contains the address of the next instruction.

IN ARM (RO to RIS) the RIS is the RC. neglisters.

The address but will go to the location opiner by the pe. In that location the later is stored. This data combe is

transfered to the sata bours (62).

Twis data can be instruction on normal data.

If it is a instruction data bus saids the information to the "control unit".

It is is normal date data buy sands the information to the "sign Enter".

the instruction is called "combol Onit"

There are two types of control onit.

Has Loaved - Deigid but very fast

Micro programm + flowille but slow.

As ARM is a perforance based up so its control out is hardwared based.

Decoding takes place enacting in one # cycle

Decoding means in browdending the open opende
what has to be done. After decoding control is unit

sends signals to the total system of anguit.

Eystem of architechure to operate prinstruction.

In APM all the operations are one through memory. Registery. Only operation that is done on menory is load and store. when my value comes through databut, if the value is an historian it gods 'control ouit' and it the value is a data it goes to 'signal Entend' unit. I what is the sequirement of sign extender.? even se load any data from verosoz tere data ean Ge 84it, 16 bit in 321it. The mag neglistors where the duta will be kept is 326it. It the data is 326it it & dispectly good to the poegister. If the data is 16 bit on 8 bit, it has to be entended and make it 32 hat than sands it to pegisters. The section which converts 86.4 aro 166.6 data to 22 lit is ralled sign Entenders. "1 (0101-0000 0000 0000 0000 000 000

the data is extended to 32 left by Deplacin writing the MSB of the numbers. In this very the La actual value of the data sending same. But at the same time it becomes 8 Lit to 326it.

OP 166it to 32 bit.

If Another greation arises there is system for storaing & with are 16 will data. for autousion in storae the data.

The value in projector is advanged 32 bit. so there
is no sequirement for extins autousion of data.

Triadic Instrs:

ARM supprosts triadiculate. 20 Ex: ADD 20, R1, 22
it means 20 = 21+22

It is not prosible to add 3 ropister ut a single operation. Become i'm exiterantic operation it overstow occurs it storoes the extra

It we add three register

So here the overflow lities a.

Love carry flag it is not possible to keep

store 'd' in a single liet.

so in processor summation of time register at a time is not possible.

The operation on be, now to

ADD RO, RO, DO mens RO = RO+RO.

A RO = RI+RZ+R3 (X)

in Dea in La Etonofe 17

15

shiften: (officially it is written as barrel suitters) all a modern shifters we borrel swifers. It can shift on in one eyet. It is used in addressing rodes. It is used in based indexed ocaling. Multipled by a swifts lettward one lit.
division by a swifts isightened by me bit.

AW: Aw personns the operation and stones the result in the segister.

First understand what is MLA. (Multiply and Acon Accumulate). It is an instruction. MLA RO, RI, RZ

This MAC is used when we do higger multication (646+X641)

3 0011 4 Multipliers 6 10 14 paratial product I one accumulators 0101× " 2 0000× " " 3 is sufficient to multiply add add with previous 00 0 1 1 1 summtan of all partial product.

when we do multiplication in papers there is over no. et multipliers = no. et partal product.

In comp processors wif we want to do the same thing, we will nequire by negisters for storing 64 partial product in 841:6 multipleer. But it is not precible. It but it we use one accord accomulations to storoing all the parotial products and odd then with the previous one, the se ultimate presult ex. 11 romain the name. so any biggers roporation twere sequires three things multiplicand, multiplier and accumulaters als that's the trong is done by MAC. It to the operation and stores ist into the registers.

Address Fig: LDR RD, [RIPR2]

RD gots the address pointed by Hand R2.

In "base inder addressing mode" the one segisters

gives the base of the address and the other segisters

gives the index of the address.

Suppose se want to and our access 2004, 2008, 2009, 2001
broations frequently than we suitablese one registers (R1)
with base value than change the index value (42)
whose what want to access.

In (2 to 2000) the shiften makes 2 to 2 into 2000.

Finally & AW coloulates the address took my proticular location.

thane a is on interesting tung comes, it we cosn't to access the location, 2000, 2001, 2002, 2003.

In PRM is there is an "incrementar" to accers a series of locations one by one.

when two inerenanters is used the new to get new address. ALV is not a used to generate sequencial address. Hears ALV does not get disturbed. By twis time the ALV can be others opened tions.

# If we want to access series of beating AW generate the first heather and gives it to

'Address Reg' - And the Junothers addresses are generated beg increment begisters.

# Owison \$ 15:3=5 sproent is 5, remainded 0.

16 - 6 = 2.5 - - 10 00 thinks not (000)

divisor ARM I take does can not apposition the Heating point numbers.

It can do dévision wateront firating points. If we want to we I persform froating point operation we have to use the processors with it.

const parago anto of two out all and