




- (1) Henney & Patterson - H/S  
(2) P & H - a quantitative <sup>interface</sup> approach  
5th edition A

## Classifying Instruction Set Architecture

(a) Stack




Push A

Push B

ADD

Pop C

(b) Accumulator




Load A

~~Add~~ Add B

Store C


(c) Register - Memory




Load R1, A  
Add R3, R1, B  
Store R3, C



(d)



Memory



Load R1, A





Load R2, B

Add R3, R1, R2

Store R3, C

# Memory Addressing

How memory addresses are specified? → we have addressing modes  
 " " " " interpreted? - Byte Ordering



## Addressing Modes

### 1. Register Addressing Mode

Add R1, R2

$R1 \leftarrow R1 + R2$

### 2. Immediate A.M.


Add R1, #3

$R1 \leftarrow R1 + 3$

### 3. Displacement A.M.

Add R1, 100(R2)

$R1 \leftarrow R1 + \text{Mem}[100 + R2]$



### 4. Indexed A.M.

Add R1, (R<sub>x</sub> + R2)

$R1 \leftarrow R1 + \text{Mem}[R_x + R1]$



### 5. Direct A.M.

Add R1, (1000)

$R1 \leftarrow R1 + \text{Mem}[1000]$

### 6. Indirect A.M.

Add R1, @ (R2)

~~R1 ← R1 + Mem[R2]~~

### 7. Auto-Increment/Decrement A.M.

### 8. Scaled A.M.

MIPS

x86

ARM

$a = b + c$   
add a, b, c  
↓     ↘  
result     input operands

Operations performed by processor:

1. Branch (conditional, Uncond.)
2. Load & store
3. ALU operation
4. Control "
5. Floating pt. "

### MIPS architecture +

1. It has 32 registers,
2. " " 30 bit memory address

Registers: \$S0 - \$S7  
\$t0 - \$t9

add \$S0, \$S1, \$S2

$$j = (g+h) - (i+j)$$

$\begin{matrix} & \$s0 & \$s1 & & \$2 & & \$3 \\ & \swarrow & \swarrow & \swarrow & \swarrow & & \\ & & & & & & \end{matrix}$

```
add $t0, $s0, $s1
add $t1, $s2, $s3
sub $t2, $t0, $t1
```

spilling of registers

### MIPS Instructions

ADD, SUB, AND, OR, NOT

LOAD half word (16 bit), lw → load word (32 bit)  
 sw → store "

B.A  
↓

$g = h + A[8]$

$\begin{matrix} & \$s1 & \$s2 & \$s3 \\ & \swarrow & \swarrow & \swarrow \\ & & & \end{matrix}$

```
lw $t0, 32($s3)
add $s1, $s2, $t0
```

~~sw~~ ~~\$s1~~ ~~48(\$s3)~~


↓  
 Data is stored at A[12] now

addi \$s0, \$s1, 3 ← immediate addressing




↑  
 $2 = 2 + 3$



add \$s0, \$s1, \$s2 → 5 bit  
 addi \$s0, \$s1, #300 → 8 bit



add \$t0, \$s0, \$s1



## Logical Instructions

and

andi

or

ori

sll → shift logical left

srl → " " right

## Control Instructions

1. beq, r1, r2, L1 → Cond<sup>n</sup> r1, r2 is equal, then branch to label L1.
2. bne, r1, r2, L2 →
3. if address ; → Cond<sup>n</sup> r1 ≠ r2, then branch to label L2.  
 ↳ relative address

~~if (i == j)~~

```
if (i == j)      bne $s3, $s4, else
    j = g + h;    # add $s2, $s1, $s2
else
    j = g - h;    # sub, $s2, $s1, $s2
```

### Assembly

```
bne $s3, $s4, else
add $s0, $s1, $s2
j Exit
else: sub $s0, $s1, $s2
Exit:
```


```
beq $s3, $s4, else
sub $s0, $s1, $s2
j Exit
else: add $s0, $s1, $s2
Exit:
```

```
while (have[i] == k)
    i += 1;
```

loop:

```
+ll $t1, $s3, 2
add $t1, $t1, $s6
lw $t3, 0($t1)
bne $t0, $s5, Exit
addi $s3, $s3, i
```

Exit:





while (j == k) {  
 i += 1

i → \$S0  
 j → \$S1  
 k → \$S2

add \$t0, \$t1, \$t2  
 add on less than

Loop:

bne \$S1, \$S2, Exit  
 addi \$S0, \$S0, 1

if \$t1 < \$t2  
 \$t0 = 1

j Loop  
 Exit: jump

\$zero

while (have(i) < k)  
 i += 1

i → \$S3  
 k → \$S5  
 have → \$S6

Loop:

{ add \$t1, \$S3, 2  
 add \$t1, \$t1, \$S6  
 lw \$t0, 0(\$t1)

~~bne \$t0, \$S3, Exit~~

add \$t3, \$zero, \$zero

false = 0 ← add \$t3, \$t0, \$S5 → true = 1

bne \$t3, \$zero, Exit

addi \$S3, \$S3, 1

j Loop

Exit:

\$a0 - \$a3 → argument registers

~~\$v0 - \$v1~~

\$v0 - \$v1

\$ra

return address

return value register

jal → jump & link, jal add

jr → jump & register, jr \$ra

\$sp → stack pointer



```

sum (int a, int b)
{

```

```

    c = a+b;
    return c;
}

```

```

int leaf-example (int g, int h, int i, int j)
{

```

```

    int j;
    j = (g+h) - (i+j);
    return j;
}

```

Write the compiled MIPS code.

```

add $t0, $a0, $a1
add $t1, $a2, $a3
sub $t0, $t0, $t1

```

\$a0-\$a3 - argument registers

\$v0-\$v1 - return value registers

\$ra - return address registers

PC  
~~PC+4~~  
 (PC+4)/100  
 ↓  
 if initial add. is 100

Stack Procedure address

```

addi $sp, $sp, -12
sw $t0, 0($sp)
sw $t1, 4($sp)
sw $t0, 8($sp)

```

```

add $v0, $t0, $zero
lw $t0, 8($sp)
lw $t1, 4($sp)
lw $t0, 0($sp)

```

```

addi $sp, $sp, 12

```

↓  
PC+4

```

int fact (int n)
{
    if (n < 1) return 1;
    else return (n * fact(n-1))
}

```

```

fact: addi $sp, $sp, -8
      sw $ra, 0($sp)
      sw $a0, 4($sp)
      addi $t0, $a0, 1
      beq $t0, $zero, L1
      addi $ra, $zero, 1
      addi $sp, $sp, 8
      jr $ra
}

```

```

L1: addi $a0, $a0, -1
    jal fact
    lw $a0, 4($sp)
    lw $ra, 0($sp)
    addi $sp, $sp, 8
    mul $v0, $a0, $v0
    jr $ra

```

```

strcpy (char x[], char y[]) {
    int i;
    i = 0;
    while ((x[i] = y[i]) != '\0')
        i++;
}

```



Ans

~~Q. Write assembly code to find the sum of all elements in an array.~~

```
Exit: lw $a0, 0($+p)
      addi $+p, $+p, 4
      jne $ra
```

```
      addi $+p, $+p, -4
      sw $a0, 0($+p)
```

```
      add $a0, $zero, $zero
```

```
while: add $t1, $a0, $a0
      lb $t2, 0($t1)
```

```
      add $t3, $a0, $a1
```

```
      sb $t2, 0($t3)
```

```
      beq $t2, $zero, Exit
```


```
      addi $a0, $a0, 1
```

```
      j while
```

\$a0 - y

\$a1 - n

\$s0 - i








# Unit-2

## Processor Design




MIPS  
32



- ALU
- Registers
- Control Unit
- Memory
- Bus
- Clock
- I/O
- Decoder
- Multiplexer



Registers write  $\rightarrow$  By default, it is read.




← lw \$t0, offset(\$t0)

opcode	RS1/RS2	RD	
--------	---------	----	--


opcode	RS1	RD1	
--------	-----	-----	--

16




add \$s0, \$t0, \$t1  
 ↓     ↓     ↓     ↓  
 opcode  rd  rs1  rs2

lw \$s0, offset(\$t0)  
 ↓     ↓  
 opcode  rs1







↑  
for add, sw & lw