

(1) Henney & Paterton-H/S

(2) P & H - a quantitative approach

Str edition A

Classyf Classifying Instituction Set Attchitecture


Processor

Tos

Memory

Push A
Push B
ADD
Pop C

(b) Accumulator




Load A


ADD Add 3


Shore (

(1) Register - Memory




Load RI, A Add R3, RI, B Store R3, C (d)





Load RI, A Load RI, B Add R3, RI, R2 Store R3, C



Addressing Modes

1. Register Addressing Mode

Add RI, R2


2. Immediate A.M.

Add R1, #13

RI < R1+3

3. Displacement A.M.

Add R1, 100 (R2) R1 = R1+Mem [100+R2]



4. Indexed A.M.

Add R1, (Rx + R2) RI = RI + Mem (Rx + R1)

5. Direct A.M.

Add R1, (1000)

RI = RI + Mem [1000]

6. Inditect A.M.

Add R1, @ (R2)

Commence of the second

7. Auto-Inchement/Decrement A.M. 8. Scaled A.M.

MIPS

286

ARM

Operations performed by processor:

- 1. Branch (conditional, Uncord.)
- 2. Load & Hohe
- 3. ALU speration
- 4. Control 1
- 5. Flooding pt. "

a = b + (5. fl)
add a, b, c
input operands
supult

MIPS architecture +

- 1. It has 32 registors,
- 2, " 1 30 bit memby addless

Registers: \$50-\$57 \$\$0-\$t9

add \$50, \$51, \$52

add \$to, \$50, \$51 add \$t1, \$52, \$33 tub \$t2, \$t0, \$t1

+pilling of registous

MIPS Instructions


ADD, SUB , AND, OR, NOT


LOAD half world (16 bit), lu > load world (32 bit)

9=h+A[8] \$51 \$52 \$53 lus \$t0,32(\$53) add \$51,\$52,\$to \$10 \$51, 48(\$53)

Data is stored at AC123 now

addi \$50, \$51, 3 & immediate addressing





Logical Instructions

andi
andi
oh

shi
all -> shift logical left
the -> " " sright

Control Inthoughous

1. beg 911,912, L1: — Cond 911,912 it equal, then
2. branch to label L1.
3. of address

Cond 911 712, then branch to label L2.

La relative address

if(i==j) bne \$53, \$54, else f=g+h; # add \$52, \$51, \$52 else f=g-h; # sub, \$52, \$51, \$52

Assembly

bne \$\$3, \$54, else
add \$50, \$51, \$52

j Enit
else: tub \$50, \$51, \$52

Enit:

beg \$53, \$54, Place

+ ub \$50, \$51, \$52

j Enit

else: add \$50, \$51, \$52

Enit:

while (+ave [i] == k)

i += 1;

toop!

add \$t1, \$53, 2


add \$t1, \$t1, \$56


lw \$t3, 0 (\$t1)

bre \$t0, \$55, Enit

add: \$53, \$53, i

Exit:





```
tum (int a, int b)
             c = a+b;
             neturn c;
    int leaf-enample (int g, int h, int i, int j)
            int t;
              t= (g+h) - (i+j);
             netwon j
    write the compiled MIPS code.
        add $40, $00, $01
                                         $ ao-$a3-orgunent
        add $t1, $a2, $a3
                                                    Jugisters
        sub $40, $to, $41
                                         $ vo- $v1 - return value
                              PC
                                         negistery
    jak Broceduse address -
                            1000 PC+4
14: 10 addi $ pp, $ pp, -12
                                          Sha - return address
                            BC+4)+100
   (d42) c, o($ p)
                                                Jugistors
                                It initial add is los
   +w $t1, @4 ($+p)
   (4+2) 8 , a4 2 w+
         add $ 10, $ +0, $ zero
          lu $10, 8($1p)
          les $t1, 4($ +p)
          lu $ to, 0 ($+p)
         addi $+p, $+p, 912
```

```
int jact (int n)

if (n<1) return!;

else return (n * jact(n-1))

tact i addit to both -8 7
```

```
Jact: addi $p, $p, -8

+w $na, o($p)

+w $ao, y($p)

plti $to, $ao, 1

beq $to, $zero, L1

addi $no, $zero, L1

addi $p, $p, 8

jn $na
```

11: addi \$a0, \$a0, -1

jel jact

lu \$a0 4(\$p)

lu \$79 0(\$p)

addi \$p, \$p, 8

mul \$v0, \$a0, \$v0

jr \$70

+forcpy (chan x(), how y()) {


int ij=000

i=0';

while ((x(i)=y(i))!=6\0')

i+=1;





Enit: lw \$40,0(\$4p)

addi \$4p,\$4p, 4

jor \$79

\$20-y \$21-n \$50-i \$to Processon

addi \$ +p, +p, -y +w \$ +0, 0(++p)

while: add \$t1, \$40, \$200 while: add \$t1, \$40, \$00 lb \$t2, \$00(\$t1)

add \$t3, \$20, \$01

2b \$t2, 0(\$t3)

beg \$t2, \$200, Exid

addi \$20, \$200, Exid

Processor Design -ALU - Registory - control Unit 200 Memory - Bux - Clock Register the - I/O - Decoder - Multiplexer Load WriteRes Registers write -> By default, it is read. PC Instruction Address IM PC PC+1 White Ry IM white data RF (control

