ME 311: Microprocessors and Automatic Control

FFs → Registers: Memory blocks, tri-state gate, addressing memory



P.S. Gandhi Mechanical Engineering IIT Bombay

Acknowledgment: Yogesh Khandare, Mtech 10

PRASANNA S GANDH


1



Recall last class

Recap


- D-negative edge-triggered flip-flop
- Many other variants of flip-flop are available. Ex JK flip-flop
- Use of FF s for solving sequential logic problems





Building Memory

- Suppose we need to now construct memory using our D flip flops, how do we go about? What all we need.
- Lets start with putting 1 flip flop for storing one bit.
 Lets say for simplicity our one `cell' or `register' consist of 3 bit number
- Thus 3 flip flops for each cell would be needed and can be represented as the following




Notice clock signal for all D Flipflops is shorted but Not connected to clock

Building Memory

Notice the same clock/enable signal

- Ok fine we have basic blocks in place but there are following questions?
- Q: How do we save the number say 101?


Have it ready on D lines as shown below and have signal pulse given to clock line named as write enable



Q: Once saved how do we retrieve it back?

It will be always available on output Q lines as long as WR is low!

• Q: Will the number be lost if power is turned off? YES



Handling multiple such cells or registers:

Q: How do I connect input lines and output lines so as to have desired data transfer between registers?

Consider examples of two registers A and B shown above.


Suppose data from A is to be transferred to B: connect Q lines of FFs in A to D lines of FFs in B


- → B gets permanently connected to A
- → So if I want to perform operation of saving anything else to B without changing circuit, it is not possible
- → So we would like to have flexibility on





Handling multiple such registers, we need a lot of flexibility:


- Q: how data can flow smoothly from one register to another in thousands of such registers at our will? Need a solution to scale up connections → concept of using central 'databus': hardware lines (equal to size of each register: 3 in this case) used for data transfer (As shown above). This will need additional features
 - We should be able to transfer stored data from any register to data bus without clash: the databus needs to be connected to respective Qs
 - We should be able store the data available on data bus to any register: the data bus needs to be connected to respective Ds
 - → We need additional circuit element called tri-state gate to control connection of either Q or D to the data bus. Discussed further...

















8-bit Register

- Transfer of data from register A to B
 - OE of A should be high so that the data is available on data bus
 - During the same time (with OE_A high) WR of B should see a pulse (recall edge-triggered) at completion of which WR is again disabled
 - OE of A should go low
- Also when OE of one register is enabled OE of no Other register should be enabled.
- WR of several registers can be enabled at a time (storing same data in many registers)





13





Addressing Memory Registers


- Recall memory construction using registers
- Q: How do we select a particular designated register for read or write operations?
- Think of scaling memory!!!
- Its like you have many rooms available and need to have address to specify something to be fetched from some specific room or stored in another specific room or stored






















Timing Methodologies

- Rules for interconnecting components and clocks
- Guarantee proper operation of system when strictly followed

PRASANNA S GANDI

23



Timing Methodologies

- Basic rules for correct timing:
 - (1) Correct inputs, with respect to time, are provided to the flip-flops
 - (2) No flip-flop changes state more than once per clock cycle, the changes are synchronized with clock cycle

PRASANNA S GANDHI

24

