

Objectives

- Machine instructions and program execution, including branching and subroutine call and return operations.
- Addressing methods for accessing register and memory operands.
- Assembly language for representing machine instructions, data, and programs.
- Program-controlled Input/Output operations.



Memory Location, Addresses, and

Operation

o Memory consists

of many millions of storage cells, each of which can store 1 bit.

Data is usually accessed in *n*-bit groups. *n* is called word length.





Fig: Memory words.

32-bit word length example



(b) Four characters

- To retrieve information from memory, either for one word or one byte (8-bit), addresses for each location are needed.
- \circ A *k*-bit address memory has 2^k memory locations, namely $0-2^k-1$, called memory space.
- \circ 24-bit memory: $2^{24} = 16,777,216 = 16M (1M=<math>2^{20}$)
- \circ 32-bit memory: $2^{32} = 4G (1G=2^{30})$
- $\circ 1K(kilo) = 2^{10}$
- $\circ 1T(tera) = 2^{40}$

- It is impractical to assign distinct addresses to individual bit locations in the memory.
- The most practical assignment is to have successive addresses refer to successive byte locations in the memory byte-addressable memory.
- Byte locations have addresses 0, 1, 2, ... If word length is 32 bits, they successive words are located at addresses 0, 4, 8,...

Big-Endian and Little-Endian Assignments Big-Endian: lower byte addresses are used for the most significant bytes of the word

Little-Endian: opposite ordering. lower byte addresses are used for the less significant bytes of the word




Figure 2.7. Byte and word addressing.

- Address ordering of bytes
- Word alignment
 - Words are said to be aligned in memory if they begin at a byte addr. that is a multiple of the num of bytes in a word.
 - 16-bit word: word addresses: 0, 2, 4,....
 - 32-bit word: word addresses: 0, 4, 8,....
 - 64-bit word: word addresses: 0, 8,16,....
- Access numbers, characters, and character strings

Memory Operation

- Load (or Read or Fetch)
- Opy the content. The memory content doesn't change.
- □ Address Load
- Registers can be used
- Store (or Write)
- Overwrite the content in memory
- ☐ Address and Data Store
- Registers can be used

Instruction and Instruction Instruction Sequencing

"Must-Perform" Operations

- Data transfers between the memory and the processor registers
- Arithmetic and logic operations on data
- Program sequencing and control
- I/O transfers

Register Transfer Notation

- Identify a location by a symbolic name standing for its hardware binary address (LOC, R0,...)
- \circ Contents of a location are denoted by placing square brackets around the name of the location (R1 \leftarrow [LOC], R3 \leftarrow [R1]+[R2])
- Register Transfer Notation (RTN)

Assembly Language Notation

- Represent machine instructions and programs.
- Move LOC, R1 => R1←[LOC]
- \circ Add R1, R2, R3 => R3 ←[R1]+[R2]

Assembly Language Notation

- Represent machine instructions and programs.
- Move LOC, R1 => R1←[LOC]
- \circ Add R1, R2, R3 => R3 ←[R1]+[R2]

CPU Organization

- Single Accumulator
 - Result usually goes to the Accumulator
 - Accumulator has to be saved to memory quite often
- General Register
 - Registers hold operands thus reduce memory traffic
 - Register bookkeeping
- Stack
 - Operands and result are always in the stack

- Three-Address Instructions
 - \circ ADD R2, R3, R1 R1 \leftarrow [R2] + [R]3
- Two-Address Instructions

$$\circ$$
 ADD R2, R1 R1 \leftarrow [R1] + [R2]

- One-Address Instructions

$$\circ$$
 ADD M AC \leftarrow [AC] + M[AR]

- Zero-Address Instructions

$$\circ$$
 ADD TOS \leftarrow [TOS] + [TOS $-$ 1]

- RISC Instructions
 - Lots of registers. Memory is restricted to Load & Store

Example: Evaluate (A+B) * (C+D)

- Three-Address
 - 1. ADD A, B, R1; R1 \leftarrow M[A] + M[B]
 - 2. ADD C, D, R2; R2 \leftarrow M[C] + M[D]
 - 3. MUL R1, R2, X; $M[X] \leftarrow [R1] * [R2]$

Example: Evaluate (A+B) * (C+D)

Two-Address

```
1. MOV A, R1 ; R1 \leftarrow M[A]
```

- 2. ADD B, R1 ; R1 \leftarrow [R1] + M[B]
- 3. MOV C, R2 ; $R2 \leftarrow M[C]$
- 4. ADD D, R2 ; R2 \leftarrow [R2] + M[D]
- 5. MUL R2, R1 ; R1 \leftarrow [R1] * [R2]
- 6. MOV R1, X ; $M[X] \leftarrow [R1]$

Example: Evaluate (A+B) * (C+D)

```
One-Address
```

- 1. LOAD A ; $AC \leftarrow M[A]$
- 2. ADD B ; $AC \leftarrow [AC] + M[B]$
- 3. STORE T ; $M[T] \leftarrow [AC]$
- 4. LOAD C ; $AC \leftarrow M[C]$
- 5. ADD D; $AC \leftarrow [AC] + M[D]$
- 6. MUL T ; $AC \leftarrow [AC] * M[T]$
- 7. STORE X; $M[X] \leftarrow [AC]$

Example: Evaluate (A+B) * (C+D)

```
Zero-Address
```

- 1. PUSH A ; $TOS \leftarrow [A]$
- 2. PUSH B ; TOS \leftarrow [B]
- 3. ADD ; $TOS \leftarrow [A + B]$
- 4. PUSH C ; $TOS \leftarrow [C]$
- 5. PUSH D ; TOS \leftarrow [D]
- 6. ADD ; $TOS \leftarrow [C + D]$
- 7. MUL ; TOS \leftarrow [C+D]*[A+B]
- 8. POP X ; $M[X] \leftarrow [TOS]$

```
Example: Evaluate (A+B) * (C+D)
     RISC
0
                 A, R1 ; R1 \leftarrow M[A]
         LOAD
    2. LOAD B, R2 ; R2 \leftarrow M[B]
     3. LOAD C, R3 ; R3 \leftarrow M[C]
     4. LOAD
                  D, R4 ; R4 \leftarrow M[D]
                  R1, R2, R1 ; R1 \leftarrow [R1] + [R2]
         ADD
                  R3, R4, R3 ; R3 \leftarrow [R3] + [R4]
         ADD
                 R1, R3, R1 ; R1 \leftarrow [R1] * [R3]
    7.
         MUL
                  X, R1; M[X] \leftarrow [R1]
     8. STORE
```