Organization of Digital Computer Lab EECS112L/CSE 132L

Assignment 1 Working with CAD tools

Student name: Mario Ruiz Student ID: 46301389

EECS Department
Henry Samueli School of Engineering
University of California, Irvine

January, 10, 2016

1 What you've learned

I learned how to use the MentorGraphics Questasim toolset through the UCI Linux servers such as zuma.eecs.uci.edu in order to simulate and test VHDL code. We can also simulate and test our VHDL code using the Cadence Incisive toolset, however we need to use the UCI sun SPARC servers because the Linux servers don't support the Cadence toolset.

2 MentorGraphics QuestaSim toolset

2.1 Description

First we load the setup.csh and pre_compile.csh files into the command prompt.

```
zuma% Source setup.csh
zuma% Source pre_compile.csh
QuestaSim=64 vmap 18.4c Lib Mapping Utility 2015.07 Jul 19 2015
vmap work questa/work
Copying /home/limware/mentor/questa/questasim/limux_x86_64/../modelsim.ini to modelsim.ini
Modifying modelsim.ini
** Marning: (v11b-34) Library already exists at "questa/work".
QuestaSim=64 vmap 10.4c Lib Mapping Utility 2015.07 Jul 19 2015
vmap -c mtilVm questa/work
Modifying modelsim.ini
** Marning: vmap will not overwrite local modelsim.ini.
** Marning: vmap will not overwrite local modelsim.ini.
QuestaSim=64 vmap 10.4c Lib Mapping Utility 2015.07 Jul 19 2015
vmap work questa/work
Modifying modelsim.ini
```

Next we compile the VHDL file for the alu.

```
zuma% vcom -64 -f rtl.cfg
QuestaSim-64 vcom 10.4c Compiler 2015.07 Jul 19 2015
Start time: 17:08:20 on Jan 10,2016
vcom -64 -f rtl.cfg
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ALU_32
-- Compiling architecture Behavioral of ALU_32
End time: 17:08:20 on Jan 10,2016, Elapsed time: 0:00:00
```

Then we compile the System Verilog file for the test bench.

```
Zuma% vlog -64 -sv -f tb.cfg
QuestaSim-64 vlog 10.4c Compiler 2015.07 Jul 19 2015
Start time: 17:09:34 on Jan 10,2016
vlog -64 -sv -f tb.cfg
-- Compiling module alu_32_tb

Top level modules:
    alu_32_tb

End time: 17:09:34 on Jan 10,2016, Elapsed time: 0:00:00

Errors: 0, Warnings: 0

zuma%
```

Then we optimize the VHDL design for the alu.

Finally, we simulate the alu using the testbench.

```
Tamank vsim -64 -1 simulation.log -do sim.do -c alu_32_tb_opt
Reading pref.tcl

8 vsim -1 simulation.log -do "sim.do" -c alu_32_tb_opt

8 tsart time: 17:12:12 on Jan 18,2016

8 vsim -1 simulation.log -do "sim.do" -c alu_32_tb_opt

8 tsart time: 17:12:12 on Jan 18,2016

8 // Operate Sim.ed

1 // Operate Sim.ed

1 // Copyright 1901-2015 Mentor Graphics Corporation

8 // All Rights Reserved.

8 // Copyright 1901-2015 Mentor Graphics Corporation

8 // All Rights Reserved.

8 // HIGH SIM.ED RESERVED OF MENTOR GRAPHICS CORPORATION OR ITS

8 // HIGH SIM.ED RESERVED OF MENTOR GRAPHICS CORPORATION OR ITS

8 // HIGH SIM.ED RESERVED OF MENTOR GRAPHICS CORPORATION OR ITS

9 // LICENSONS AND IS SUBJECT TO LICENSON HORD SIM.ED RESERVED OR FLOWER LAW.

9 // HIGH SIM.ED RESERVED OF MENTOR OF MENTOR OR THE SIM.ED RESERVED OR FLOWER LAW.

9 // HIGH SIM.ED RESERVED OR HIGH SIM.ED RESERVED OR FLOWER LAW.

9 // HIGH SIM.ED RESERVED ALT, 18 U.S.C. SECTION 1905.

9 // HIGH HADDE SECRETS ALT, 18 U.S.C. SECTION 1905.

9 // HIGH HADDE SECRETS ALT, 18 U.S.C. SECTION 1905.

10 Loading svs.td. std

10 Loading svs.td. std

10 Loading svs.td. std

10 Loading svs.td. alu_2(Schebasiors))

10 Loading isee...umeric_std(body)

11 Loading isee...umeric_std(body)

12 Loading isee...umeric_std(body)

13 Loading isee...umeric_std(body)

14 Loading isee...umeric_std(body)


15 Loading std. textlo(body)

16 Loading std. textlo(body)

17 Loading isee...umeric_std(body)

18 Loading isee...u
```

2.2 Simulation waveform



3 Cadence Incisive toolset

3.1 Description

First, compile the vhdl code for the orgate and the tb.

```
ncvhdl: 06.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
TOOL: ncvhdl 06.20-s015: Started on Jan 10, 2016 at 23:19:11 PST
ncvhdl
-messages
orgate.vhd


orgate.vhd:
errors: 0, warnings: 0
WORK.ORGATE (entity):
streams: 4, words: 18
WORK.ORGATE:EEHAVTORAL (architecture):
streams: 1, words: 23
TOOL: ncvhdl 06.20-s015: Exiting on Jan 10, 2016 at 23:19:11 PST (total:
_00:00:000)
```

Next elaborate and run the simulation in order for it to make the appropriate waveforms.

```
ncsim: 06.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
ncsim's database -open waves -into waves.shm -default
Created default SIM database waves
ncsim> probe -create -shm -all -variables -depth all
Created probe 1
ncsim> run 50 ns
Ran until 50 NS + 0
ncsim> simvision
ncsim: *E,TCLERR: SimVision process terminated before a connection was established.
ncsim> simvision &
ncsim> simvision &
ncsim> simvision &
ncsim> simvision &
ncsim> simvision before a connection was established.
ncsim> simvision &
ncsim> simvision &
ncsim> simvision &
ncsim> exit
```

3.2 Simulation waveform

Simulation Waveform is as follows:



4 Conclusion

I would prefer to use the MentorGraphics Questasim toolset for the 112L course because the Cadence Incisive toolset needed a lot more steps to work properly. For example we need to set up a project folder with many other file for each new project. Also there was more work needed in order to view the waveforms in Cadence. On the other hand, the MentorGraphics toolset did not need any new files created other then the actual files for the assignment. Also the waveform was easily viewed compared to the Cadence toolset. Overall my experience with the MentorGraphics toolset was a lot less tedious.