
Making VM fast 8. What do we have to do for each memory access with virtual memory? - Load deta from disk - Access the page table in RAM (1) - Translate the address _ Update the cache - Have the OI update the pagetable _ Access the data in RAM 3 Stef 1 - Memory Acces X7 2 Stef 3 - Memory Acces 2 we have an arg. of 1.33 memory access per instruction IF, ID, Ex. Men. WB MIPS architecture any content switch (Process Content Swich) Page Table Base Address - PTBR Software solution to this problem ?X Hardvare solutions Principle of locality

1) Temponal bocality - W. N. t. Time

11) Spatial bocality - W. N. t. Space t +1 +2 t+8 book constand indu =1 to 100



~ 80 million cycles to get from disk PTE not in TLB 20-1000 cycles to know its ordisk ~ 80 m cycles to get it from dette I How can you make TLB, effectively bigger without slowing them down? Page Size larger $\frac{64}{32} = \frac{4 \text{ kB}}{2 \text{ MB}} = \frac{256 \text{ kB}}{64 \text{ MB}}$ 0 + 0 = 2 - 10 to 264 -1 7?? 48 bit Address Virtual address 52 bit Address Physical Address 32 bit Address 32 bit " A7 bit used for userspace A7 $B = 2 \times 2$ BVirtual address space is sparse Scatterid Add a Second TLB that is larger. but a bit Stower TLB 32 Or 64 entries 2nd TLB 256 ON 512 " Page Table Size 32 sit system with AKB pagesize

Offset > 12 bit

VPN/PTI > 20 bit

PTE > 20 entries Fred PTE in of sin AR

