

## Making VM fast

Q. What do we have to do for each memory access with virtual memory?

- Load data from disk
- Access the page table in RAM ①
- Translate the address ②
- Update the cache
- Have the OS update the pagetable
- Access the data in RAM ③

Step 1 - Memory Access X } 2  
 Step 3 - Memory Access }

We have an avg. of 1.33 memory access per instruction

IF, ID, Ex. Mem. WB  
MIPS architecture

any context switch (Process Context Switch)

P1      P2  
PT      PT

Page Table Base Address - PTBR

Software solution to this problem? X

Hardware solutions

Cache      Buffer

Principle of locality

- i) Temporal locality - W.r.t. Time
- ii) Spatial locality - W.r.t. Space


t      t+1   t+2  
                  t+8  
loop constant      index = 1 to 100  
                  a+1   a+2

$\frac{u}{t}$ 
 $\frac{u}{t+\delta}$ 
 $\frac{u}{t+\delta}$   
ith index
i+1 th index

## Buffer


TLB — Translation Look  
Aside Buffer

Cacheto Page Table



TLB hit

TLB Miss PT



TLB 32 or 64 entries

1) Page is in RAM

A) PTE in TLB TLB hit  
Excellent ✓

B) PTE not in TLB TLB Miss  
Poor

2) Page not in RAM 1000 cycles to load from PTE in RAM

— PTE in TLB  
(Unlikely) 1 cycle to know its on disk

~ 80 million cycles  
to get from disk

— PTE not in TLB

(horrible)  
20-1000 cycles to know its on disk  
~ 80 m cycles to get it  
from disk

Q. How can you make TLB, effectively  
bigger without slowing them down?

Page Size Larger

$$\frac{64}{32} \frac{4 \text{ KB}}{2 \text{ MB}} = \frac{256 \text{ KB}}{64 \text{ MB}}$$

0 to  $2^{32}-1$   
0 to  $2^{64}-1$  } ??

48 bit Address Virtual address  
52 bit Address Physical Address

32 bit Address  
32 bit "

47 bit used for userspace

$$2^{47} \text{ B} = 2^7 \times 2^{40} \text{ B}$$
$$= 128 \text{ TB}$$

Virtual address space is sparse  
scattered

Add a Second TLB that is larger,  
but a bit slower

1st TLB 32 or 64 entries  
2nd TLB 256 or 512 "

Page Table Size

32 bit system with 4KB page size

offset  $\rightarrow$  12 bit

VPN/PTI  $\rightarrow$  20 bit

PTE  $\Rightarrow 2^{20}$  entries

Each PTE is 4 B

$$2^{20} \times 4 \text{ B} = 4 \text{ MB}$$

100 programs running

$$100 \times 4 \text{ MB} = 400 \text{ MB}$$

Can we swap page tables out to disk? No

Page Tables should be always in RAM

How can we fix this?

Add one more level of indirection


### Multi Level Page Tables

$$0 \text{ to } 2^{47} - 1$$

Page Size  $2 \text{ MB} = 2 \times 2^{20} \text{ B}$


4 kB

Page offset  $\Rightarrow \frac{21 \text{ bit}}{12}$



$$2^{26} \times 8 \text{ B} = 2^{26} \times 2^3 \text{ B} = 2^{29} \text{ B} = 512 \text{ MB}$$

$$2^{35} \times 8 \text{ B} = 2^{38} \text{ B} = 256 \text{ GB}$$



$$= 2 \times 2 \times 2^{\wedge} 2 \times 2 \times 2$$

$$= 2^{32} \text{ B} \quad \underline{4\text{GB}}$$

Q. With 2-level pagetables what is the smallest amount of pagetables we need to keep in memory?

— 4 MB + 4 KB (always need the whole PT + the 1st level page)

— 4 MB (Always need to whole PT in RAM)

— 4 KB + 4 KB (need the 1st level PT and one 2nd level PT)

— 4 KB (just need the 1st level PT)

Intel  
x-86  
architecture  
for 32 bit  
system

$$\frac{4 \text{ MB}}{8 \text{ KB}}$$

$$\frac{400 \text{ MB}}{800 \text{ KB}} \quad \checkmark$$