

Problem:

Build CPU based on following requirements:


1. Word Size of CPU = 6
2. ALU Operations = XOR,ADD,SHR
3. Register Number = 6
4. Size of RAM = 7
5. Word size of ISA and RAM = 15
6. CPU Instructions = Register Mode, Immediate Mode, JMP, JG

Solution:


Simulator Design:

1. ALU Circuit (Top to Bottom all circuits):


Half Adder




Full Adder




6-bit Adder




6-bit SHR



6-bit XOR




Arithmetic Logic Unit




2. Register Set Circuit (Top to Bottom all circuits):


1-1 Register



1-15 Register




6-15 Register




3. RAM Circuit (Top to Bottom all circuits):


1-1 SRAM



1-15 SRAM



7-15 SRAM



4. Instruction Set Architecture

1. Register Mode:

0-1 bits → mode of operation

- 00 for Register Mode

2-3 bits → Type of operation

- 00 for ADD
- 01 for XOR
- 10 for SHR

4-6 bits → Register 1

7-9 bits → Register 2

10-14 bits → Unused

2.Immediate Mode:

0-1 bits→mode of operation

- 01 for Immediate Mode

2-3 bits → Type of operation

- 00 for ADD
- 01 for XOR
- 10 for SHR

4-6 bits → Register 1

7-12 bits → Value of B

13-14 bits → Unused

3. JUM Mode:

0-1 bits→mode of operation

- 10 for JUMP Mode


2 bits → type of JUMP

- 0 for JUM
- 1 for JG


3-5 bits → Jump address

5. CPU (Top to Bottom all circuits):


Plus 1



3-Bit Program Counter:



Control Unit



6-bit CPU

