

Branch Stall Impact

- If CPI = 1, 30% branch, Stall 3 cycles => new CPI = 1.9!
- Two part solution:
 - -Determine branch taken or not sooner, AND
 - -Compute taken branch address earlier
- MIPS branch tests if register = 0 or \neq 0
- MIPS Solution:
 - -Move Zero test to ID/RF stage
 - -Adder to calculate new PC in ID/RF stage
 - -1 clock cycle penalty for branch versus 3

Four Branch Hazard Alternatives

- #1: Stall until branch direction is clear
- #2: Predict Branch Not Taken
- Execute successor instructions in sequence
- "Squash" instructions in pipeline if branch actually taken
- Advantage of late pipeline state update
- 47% MIPS branches not taken on average
- PC+4 already calculated, so use it to get next instruction

#3: Predict Branch Taken


- 53% MIPS branches taken on average
- But haven't calculated branch target address in MIPS
 - · MIPS still incurs 1 cycle branch penalty
 - Other machines: branch target known before outcome

Four Branch Hazard Alternatives

#4: Delayed Branch

Define branch to take place AFTER a following instruction

- 1 slot delay allows proper decision and branch target address in 5 stage pipeline
- MIPS uses this



- In B, the sub instruction may need to be copied, increasing IC
- In B and C, must be okay to execute sub when branch fails

Delayed Branch

- Compiler effectiveness for single branch delay slot:
 - Fills about 60% of branch delay slots
 - About 80% of instructions executed in branch delay slots useful in computation
 - About 50% (60% x 80%) of slots usefully filled
- Delayed Branch downside: As processor go to deeper pipelines and multiple issue, the branch delay grows and need more than one delay slot
 - Delayed branching has lost popularity compared to more expensive but more flexible dynamic approaches
 - Growth in available transistors has made dynamic approaches relatively cheaper

7

Evalua	ting	Brai	nch Alte	ernatives
Pipeline spee	$edup = \overline{1}$	+Bran	Pipeline d	epth Branch penalty
Assume 4% ubranch-unt			branch, 6% nditional bra	
Scheduling scheme	Branch penalty	CPI	speedup v. unpipelined	speedup v. stall
Stall pipeline	3	1.60	3.1	1.0
Predict taken	1	1.20	4.2	1.33
Predict not taken	1	1.14	4.4	1.40
Delayed branch	0.5	1.10	4.5	1.45

Problems with Pipelining

- Exception: An unusual event happens to an instruction during its execution
 - Examples: divide by zero, undefined opcode
- Interrupt: Hardware signal to switch the processor to a new instruction stream
 - Example: a sound card interrupts when it needs more audio output samples (an audio "click" happens if it is left waiting)
- Problem: It must appear that the exception or interrupt must appear between 2 instructions (I_i and I_{i+1})
 - The effect of all instructions up to and including \mathbf{I}_i is totalling complete
 - No effect of any instruction after I_i can take place
- The interrupt (exception) handler either aborts program or restarts at instruction ${\rm I}_{\rm i+1}$

Precise Exceptions in Static Pipelines

Commit Point

Nill

Point

Nill

Point


Nill


Exceptions


Exceptions

Key observation: architected state only changes in memory and register write stages.

What Makes Interrupts cause great havoc! **Pipelining Hard?** There are 5 instructions executing in 5 stage pipeline when an interrupt occurs: Examples of interrupts: Power failing, Arithmetic overflow. How to stop the pipeline? I/O device request, How to restart the pipeline? OS call, Who caused the interrupt? Page fault Interrupts (also known as: faults, exceptions, traps) often require surprise jump (to vectored address) · linking return address saving of PSW (including CCs) state change (e.g., to kernel mode)







Dynamic Hardware Prediction


- Dynamic Branch Prediction is the ability of the hardware to make an educated guess about which way a branch will go - will the branch be taken or not.
- The hardware can look for clues based on the instructions, or it can use past history - we will discuss both of these directions.
- Key Concept: A Branch History Table contains information about what a branch did the last time it was executed.


- End

Dynamic Hardware Prediction Basic Branch Prediction: Branch Prediction Buffers


Dynamic Branch Prediction

- Performance = f(accuracy, cost of misprediction)
- Branch History The Lower bits of PC do an address of the index table of 1-bit values
 - Says whether or not branch taken last time
- Problem: in a loop, 1-bit BHT will cause two mis-predictions:
 - End of loop case, when it exits instead of looping as before
 - First time through loop on *next* time through code, when it predicts exit instead of looping





Dynamic Hardware Prediction Basic Branch Prediction: Branch History Table Accuracy Mispredict because either: Wrong guess for that branch Got branch history of wrong branch when index the table 4096 entry table programs vary from 1% misprediction (nasa7, tomcatv) to 18% (eqntott), with spice at 9% and gcc at 12% 4096 about as good as infinite table, but 4096 is a lot of HW



Advantages of Dynamic Scheduling

- Handles cases when dependences unknown at compile time
 - (e.g., because they may involve a memory reference)
- It simplifies the compiler
- Allows code that compiled for one pipeline to run efficiently on a different pipeline
- Hardware speculation, a technique with significant performance advantages, that builds on dynamic scheduling

21


Dynamic Scheduling Logistics Chapter 3 of the text uses, as an example of Dynamic Scheduling, an algorithm due to Tomasulo. We first use another scoreboarding technique which is discussed in Appendix C

The idea: HW Schemes: Instruction Parallelism • Why is this in Hardware at run time? - Works when can't know real dependence at compile time - Compiler simpler - Code for one machine runs well on another • Key Idea: Allow instructions behind stall to proceed. • Key Idea: Instructions executing in parallel. There are multiple execution units, so use them. | DIVD FO,F2,F4 | Even though ADDD stalls, the SUBD has no dependencies and can run. | SUBD F10,F0,F8 | SUBD F12,F8,F14 | - Enables out-of-order execution ⇒ out-of-order completion


The idea: Dynamic Scheduling **HW Schemes: Instruction Parallelism** Out-of-order execution divides ID stage: 1. Issue—decode instructions, check for structural hazards -wait until no data hazards, then read operands Scoreboards allow instruction to execute whenever 1 & 2 hold, not waiting for prior instructions A scoreboard is a "data structure" that provides the information necessary for all pieces of the processor to work together. We will use In order issue, out of order execution, out of order commit (also called completion) First used in CDC6600. Our example modified here for MIPS. CDC had 4 FP units, 5 memory reference units, 7 integer units. · MIPS has 2 FP multiply, 1 FP adder, 1 FP divider, 1 integer.

Δ

Dynamic Scheduling Scoreboard Implications Out-of-order completion ⇒ WAR, WAW hazards? Solutions for WAR Queue both the operation and copies of its operands Read registers only during Read Operands stage For WAW, must detect hazard: stall until other completes Need to have multiple instructions in execution phase ⇒ multiple execution units or pipelined execution units Scoreboard keeps track of dependencies, state or operations Scoreboard replaces ID, EX, WB with 4 stages



Dynamic Scheduling Four Stages of Scoreboard Control 2. Read operands —wait until no data hazards, then read operands (ID2) A source operand is available if no earlier issued active instruction is going to write it, or if the register containing the operand is being written by a currently active functional unit. When the source operands are available, the scoreboard tells the functional unit to proceed to read the operands from the registers and begin execution. The scoreboard resolves RAW hazards dynamically in this step, and instructions may be sent into execution out of order.



1	Dynamic Scheduling	Using A Scoreboard
	Three Parts of	the Scoreboard
1.	Instruction status—which of 4 steps the instru	action is in
2.	Functional unit status—Indicates the state of functional unit	f the functional unit (FU). 9 fields for each
	Busy-Indicates whether the unit is but	sy or not
	Op—Operation to perform in the unit (e.g., + or -)
1	Fi—Destination register	
	Fj, Fk—Source-register numbers	
	Qj, Qk-Functional units producing so	urce registers Fj, Fk
1	Rj, Rk—Flags indicating when Fj, Fk a	re ready
3.	Register result status—Indicates which fund exists. Blank when no pending instructions w	
		29

	Dynamic Scheduling Detailed Scoreboard Pipeline Control					
	Instruction status	Wait until	Bookkeeping			
1	Issue	Not busy (FU) and not result(D)	Busy(FU)← yes; Op(FU)← op; Fi(FU)← 'D'; Fj(FU)← 'S1'; Fk(FU)← 'S2'; Qj← Result('S1'); Qk← Result('S2'); Rj← not Qj; Rk← not Qk; Result('D')← FU;			
	Read operands	Rj and Rk	Rj← No; Rk← No			
	Execution complete	Functional unit done				
	Write result	∀f((Fj(f)≠Fi(FU) or Rj(f)=No) & (Fk(f) ≠Fi(FU) or Rk(f)=No))	∀f(if Qj(f)=FU then Rj(f)← Yes); ∀f(if Qk(f)=FU then Rj(f)← Yes); Result(Fi(FU))← 0; Busy(FU)← No			
			3			

