


## Microprocessors And Microcontrollers


A Microprocessor is a general purpose CPU consisting of Arithmetic and logic unit (ALU), a program counter, a stack pointer, some registers, a clock timing circuit and interrupt circuits as shown in below block diagram



The microprocessor is in no sense a complete digital computer. To make a complete microcomputer, need to add Read Only memory (ROM), Random Access

memory (RAM), memory decoders, An oscillator, number of input/output ports


Microcontroller is like Small Computer on a Chip, incorporates all of the features of microprocessor like ALU, PC, SP, registers, Clock Circuits, interrupt Circuits. It also has added the other features needed to make complete computer: ROM, RAM, Parallel I/O, Serial I/O, timer. The below figure shows block diagram of microcontroller




# Comparing Microprocessors And Microcontrollers

## Microprocessor

- 1) Microprocessor is just an integrated circuit chip consisting of ALU, CPU, registers, interrupt circuits & clock circuits.




- 2) Microprocessors includes many operational codes for moving data from external memory to the CPU.



- 3) Microprocessors may have one or two bit types of bits handling instructions.



- 4) Microprocessor must have many additional parts to be operational.




- 5) Since memory & I/O has to be connected externally, the circuit becomes large.


- 6) Mainly used in Personal Computer.

## Microcontroller


- Microcontroller is a powerful device includes all features of microprocessor on chip. It also has features of ROM, RAM, parallel I/O, serial I/O, timer.



- Microcontrollers may have one or two



- Microcontroller will have many



- Microcontroller functions as a computer with the addition of no external digital parts.



- Since memory & I/O are present internally, the circuit is small.

- Mainly used in washing M/C, MP3 player.

# 8051 Microcontroller Architecture

## 8051 Microcontroller Hardware

The below figure shows a block diagram of 8051 microcontroller



8051 Architecture consists of following features

→ Eight-bit CPU with registers A (The Accumulator) and B

→ Sixteen bit Program Counter (PC) and Data Pointer (DPTR)

→ Eight bit Program Status word (PSW)

→ Eight bit Stack Pointer (SP)

→ Internal Rom of 4K

→ Internal RAM of 128 bytes

→ Four register banks; each bank containing eight registers

→ Sixteen bytes which may be addressed at the bit level

→ Eighty bytes of general purpose data memory

→ Thirty two input/output pins Arranged as four 8bit ports: P0 - P3

→ Two 16 bit Timer / counters: T0 and T1


→ Full Duplex Serial data receiver / transmitter:

→ Control registers: TCON, TMOD, SCON, PCON, IE & IEE

→ Two external and three internal interrupt sources

# → Oscillator And Clock Circuits.

The programming model of 8051 is shown below.



## 1. A and B CPU Registers

The 8051 contains 34 general purpose registers. Two of these registers A and B hold results of many instructions, particularly math and logical operations of 8051 CPU. The other 32 general purpose registers are arranged as part of internal RAM as four banks B0 - B3, each bank with 8 registers.

The A (accumulator) register is the most versatile of two CPU registers, used for many operations including addition, subtraction, multiplication and division, and boolean bit manipulations. The B register is used with the A register for multiplication and division operations. The A register is also used for all data transfers between 8051 and external memory.

## 2. 16 bit Program Counter and Data pointer

The 8051 contains two 16 bit registers: the Program Counter (PC) and Data Pointer (DPTR). Each is used to hold address of memory location.

Program ROM may be on the chip at addresses 0000h to 0FFFh, external to the chip for addresses that exceed 0FFFh or totally external for addresses from 0000h to FFFFh. The PC is automatically incremented after fetching of each instruction or may also be altered by certain instructions (JUMP instructions). The PC is only register that does not have any internal address.

DPTR register is made up of two 8 bit registers named DPH And DPL, which contains address of memory for code access or data access. DPTR can be specified in the program by its 16 bit name DPTR or by its individual byte name DPH and DPL. DPTR does not have single address, instead DPH and DPL each has individual address.

### Flags and 8 bit program status word (PSW)

Flags are 1 bit register provided to store status after the execution of instruction. In order that flags may be conveniently addressed, they

are grouped inside Program Status Word (PSW) and Power Control (PCon) registers.

8051 has four math flags and three general purpose user flags. 4 math flags represents status of currently executed instruction. It includes

Carry flag (C)


\* Auxiliary Carry Flag (AC)

\* Overflow Flag (OV)

\* Parity Flag (P)

3 User flags are named as F0, GFO & GFI, which can be set to 1 or cleared to 0 by the programmer as desired.

Program Status word of 8051 microcontroller is as shown in below figure.



| <u>Bit</u> | <u>Symbol</u> | <u>Function</u>  |
|------------|---------------|--|
| 7          | cy            | Carry flag; used in Arithmetic, jump, rotate & boolean insns |
| 6          | AC            | Auxiliary carry flag; used for BCD arithmetic                |
| 5          | F0            | User flag 0  |
| 4          | RS1           |  |
| 3          | RS0           |  |
| 2          | -             |  |
| 1          | OV            | Overflow flag  |
| 0          | P             | Parity flag  |

- (viii) 4 RSI Register bank Select bit 1  
 3 RSO Register bank Select bit 0

|     | RSI | RSO |                        |
|-----|-----|-----|------------------------|
| 0 0 | 0 0 | 0 0 | Select Register bank 0 |
| 0 0 | 0 1 | 0 1 | Select Register bank 1 |
| 0 1 | 0 0 | 1 0 | Select Register bank 2 |
| 0 1 | 0 1 | 1 1 | Select Register bank 3 |

2 OV Overflow flag; used in Arithmetic instr.

- 1 - Reserved for future use  
 0 P Parity flag; Shows Parity of Register A and B if A; 1 = Odd Parity  
 PSW Contains 4 maths flags, 1 user flag

F0 and register Select bits RSO & RSI used to select bits that identify which of the four General purpose register banks is currently in use by the program. Remaining two user flags GFO and GFI are stored in PCON register.

### Stack and Stack Pointer

Stack refers to an Area of internal RAM.

The 8-bit Stack Pointer (SP) register is used to

hold address of the top of the stack. When data is to be placed on the stack, SP increments and the stores data on to the stack. As data is retrieved from the stack, the byte is read from the stack, then SP decrements to point to next top of the stack. data.

Stack is limited in height to the size of the internal RAM. The stack has the potential to overwrite valuable data in the register banks, bit-addressable RAM & Scratch Pad RAM space.

### Internal RAM

The 128-byte internal RAM is organized into three distinct areas as shown in below figure:

- 1) Thirty two bytes from address 00 to 1FH that makes up 32 working registers organized as four banks B0-B3, each containing 8 registers named R0-R7. Each register can be addressed by name or by its RAM address. Thus R0 of bank 3 is R0, if bank 3 is currently selected. Or address 18H. Bits R50 and R51 in PSW determines currently

Using register bank. Register bank not current.  
Using can be used as general purpose RAM.

2) 16 bytes of bit addressable area of RAM

Addresses from 20h to 2Fh, forming a total of 8

128 addressable bits ( $16 \times 8 = 128$  bits). Address

able bits are useful when program needs to handle  
binary event (switch On, light off etc).

3) A General Purpose RAM Area Above from 30h to

4Fh. Registers

| BANK 3 |    |
|--------|----|
| 1F     | R1 |
|        | R6 |
|        | R5 |
|        | R4 |
|        | R3 |
|        | R2 |
| BANK 2 |    |
| 18     | R1 |
|        | R0 |
|        | R7 |
|        | R6 |
|        | R5 |
|        | R4 |
|        | R3 |
|        | R2 |
| BANK 1 |    |
| 0F     | R1 |
|        | R0 |
|        | R7 |
|        | R6 |
|        | R5 |
|        | R4 |
|        | R3 |
|        | R2 |
|        | R1 |
| BANK 0 |    |
| 08     | R0 |
|        | R7 |
|        | R6 |
|        | R5 |
|        | R4 |
|        | R3 |
|        | R2 |
| 00     | R1 |

| General Purpose |    |
|-----------------|----|
| 10h             | 3F |
| 11              | 7F |
| 12              | 78 |
| 13              | 70 |
| 14              | 6F |
| 15              | 68 |
| 16              | 64 |
| 17              | 60 |
| 18              | 5F |
| 19              | 58 |
| 1A              | 54 |
| 1B              | 50 |
| 1C              | 4F |
| 1D              | 48 |
| 1E              | 44 |
| 1F              | 40 |
| 20              | 3F |
| 21              | 38 |
| 22              | 37 |
| 23              | 30 |
| 24              | 2F |
| 25              | 28 |
| 26              | 24 |
| 27              | 20 |
| 28              | 1F |
| 29              | 18 |
| 2A              | 17 |
| 2B              | 10 |
| 2C              | 0F |
| 2D              | 08 |
| 2E              | 07 |
| 2F              | 00 |

7 ← 0

## Input / Output Pins, Ports and Circuits

One major feature of a microcontroller is the versatility built into the input/output (I/O) circuits that connect the 8051 to the outside world.


Microprocessor designs must add additional chips to interface with external circuitry, but this ability is built into the microcontroller.

8051 Microcontroller mainly has thirty two I/O pins grouped as four 8 bit ports: P0 - P3

### Port 0

Port 0: Pins may serve as inputs, outputs or as bidirectional low-order address and data bus for external memory.

Pinouts of Port 0 are as follows:



## Port 1

Port 1 pins have no dual functions. It can be used either as input; Port 1 or as an output port. It has 16 I/O pins which are multiplexed with address and control lines. Port 1 has 8 pins which are shared by address and control lines. These pins are also used for bidirectional data transfer. Port 1 has 8 pins which are shared by address and control lines. These pins are also used for bidirectional data transfer.

## Port 2

Port 2 may be used as an input/output port. Similar to Port 1, Port 2 can also be used to send high-order address byte in conjunction with Port 0 lower-order byte to address external memory.

### Port 3

Port 3 is an input/output Port similar to port 1. Unlike Ports 0 and 2, which can have external addressing functions and change all eight port bits when in alternate use, each pin of Port 3 may be individually programmed to be used either as input/output or as one of the alternate functions as shown below

| <u>Pin</u>                | <u>Alternate Use</u>        | <u>SFR</u> |
|---------------------------|-----------------------------|------------|
| P3.0 - RXD                | Serial Data Input           | SBUF       |
| P3.1 - TXD                | Serial Data Output          | SBUF       |
| P3.2 - $\overline{INT_0}$ | External Interrupt 0        | TCON.1     |
| P3.3 - $\overline{INT_1}$ | External Interrupt 1        | TCON.3     |
| P3.4 - T0                 | External timer 0 input      | TMOD       |
| P3.5 - T1                 | External timer 1 input      | TMOD       |
| P3.6 - WR                 | External memory write pulse | -          |
| P3.7 - RD                 | External memory Read Pulse  | -          |

Rajeswari BS Addressing modes of 8051 microcontroller  
Assistant Professor  
Department of CSE, BMS College of Engg  
The different ways of specifying the address

of source or destination in the mnemonic is called as addressing mode

8051 Microcontroller supports four addressing modes

\* Immediate Addressing mode

\* Register Addressing mode.

\* Direct Addressing mode.

\* Indirect Addressing mode.

Immediate Addressing Mode

In immediate address mode, the data is the part of the instruction itself.

The below figure shows immediate addressing mode

|                     |                       |
|---------------------|-----------------------|
| Instruction Using # | Next Byte(s) are Data |
|---------------------|-----------------------|

Immediate Addressing mode

The mnemonic for immediate data is the Pound sign (#).

Three mnemonics of immediate addressing modes are

1)  $\text{MOV Rr, \#n}$ ; copy the 8 bit number  $n$  into register  $Rr$

2)  $\text{MOV A, \#n}$ ; copy the 8 bit number  $n$  into the Accumulator register.

3)  $\text{MOV DPTR, \#nn}$ ; copy the 16 bit number  $nn$  into the DPTR register.

Immediate Addressing modes, using some of the registers from R0 to R7 in the currently available Selected register bank, register A & register DPTR are shown below.

$\text{MOV R0, \#00h}$ ; put the immediate 8 bit number  $00h$  in register R0

$\text{MOV R1, \#01h}$ ; put the immediate 8 bit number  $01h$  in register R1

$\boxed{\text{MOV R4, \#04h}}$ ; put the immediate 8 bit number  $04h$  in register R4

$\text{MOV R7, \#07h}$ ; put the immediate 8 bit number  $07h$  in register R7

$\text{MOV A, \#0AAh}$ ; put the immediate 8 bit number  $AAh$  in register A

$\text{MOV DPTR, \#1234h}$ ; put the immediate 16 bit number  $1234h$  in register DPTR


## Register Addressing modes

Here, certain registers may be used as part of the instruction as sources or destinations of data. Registers A, DPTR and R0 to R7 may be used as part of instruction.

Register-to Register moves are as follows.

MOV A, R<sub>y</sub>; COPY data from register R<sub>y</sub> to register A  
MOV R<sub>x</sub>, A; COPY data from register A to register R<sub>x</sub>.

The below figure shows register addressing mode.



A copy of data is made from the source to destination register.

- 29!
- 1) MOV A, R<sub>0</sub>; COPY the data in register R<sub>0</sub> to Register A
  - 2) MOV R<sub>5</sub>, A; COPY the data in register A to register R<sub>5</sub>

## Direct Addressing mode

All 128 bytes of internal RAM and the SFRs may be addressed by means of single byte address assigned to each RAM location and each Special Function register.

Internal RAM uses addresses from 00H to 7FH to address each byte. The SFR Addresses exists from 80h to FFh.

The SFR Addresses are shown below

| <u>SFR</u> | <u>Address</u> |
|------------|----------------|
| A          | 0E0            |
| B          | 0F0            |
| DPL        | 82             |
| DPH        | 83             |
| IE         | 0A8            |
| IP         | 0B8            |
| P0         | 80             |
| P1         | 90             |
| P2         | 0A0            |
| P3         | 0B0            |
| PCon       | 89             |
| PSW        | 0D0            |

|      |    |                       |
|------|----|-----------------------|
| SBUF | 99 | Rajeshwari B.S.       |
| SCon | 98 | Assistant Professor   |
| SP   | 81 | Department of CSE     |
| TCon | 88 | B.M.S College of Engg |
| TMOD | 89 | Bengaluru - 19        |
| TH0  | 8C |                       |
| TL0  | 8A |                       |
| TH1  | 8D |                       |
| TL1  | 8B |                       |

24

RAM Addresses 00 to 1Fh are assigned to 4 register banks, each with 8 working registers R<sub>0</sub>-R<sub>7</sub>.  
 For eg:- R<sub>2</sub> of register bank 0 can be addressed as R<sub>2</sub> in register addressing mode or 02h in direct addressing mode as 02h. The direct addresses of 8 working registers of each bank is as shown below.

| <u>Bank</u> | <u>Register</u> | <u>Address</u> | <u>Bank</u> | <u>Register</u> | <u>Address</u> |
|-------------|-----------------|----------------|-------------|-----------------|----------------|
| 0           | R <sub>0</sub>  | 00             | 1           | R <sub>6</sub>  | 0E             |
| 0           | R <sub>1</sub>  | 01             | 1           | R <sub>7</sub>  | 0F             |
| 0           | R <sub>2</sub>  | 02             | 2           | R <sub>0</sub>  | 10             |
| 0           | R <sub>3</sub>  | 03             | 2           | R <sub>1</sub>  | 11             |
| 0           | R <sub>4</sub>  | 04             | 2           | R <sub>2</sub>  | 12             |
| 0           | R <sub>5</sub>  | 05             | 2           | R <sub>3</sub>  | 13             |
| 0           | R <sub>6</sub>  | 06             | 2           | R <sub>4</sub>  | 14             |
| 0           | R <sub>7</sub>  | 07             | 2           | R <sub>5</sub>  | 15             |
| 1           | R <sub>0</sub>  | 08             | 2           | R <sub>6</sub>  | 16             |
| 1           | R <sub>1</sub>  | 09             | 2           | R <sub>7</sub>  | 17             |
| 1           | R <sub>2</sub>  | 0A             | 3           | R <sub>0</sub>  | 18             |
| 1           | R <sub>3</sub>  | 0B             | 3           | R <sub>1</sub>  | 19             |
| 1           | R <sub>4</sub>  | 0C             |             |                 |                |
| 1           | R <sub>5</sub>  | 0D             |             |                 |                |

| <u>Bank</u> | <u>Register</u> | <u>Address</u> | <u>Bank</u> | <u>Register</u> | <u>Address</u> |
|-------------|-----------------|----------------|-------------|-----------------|----------------|
| 3           | R2              | 1A             | 3           | R1              | 1B             |
| 3           | R3              | 1B             | 3           | R2              | 1C             |
| 3           | R4              | 1C             | 3           | R3              | 1D             |
| 3           | R5              | 1D             | 3           | R4              | 1E             |
| 3           | R6              | 1E             | 3           | R5              | 1F             |
| 3           | R7              | 1F             | 3           |                 | 2A             |

Only one bank of working registers is active at any given time. The PSW Special Function register holds the bank Select bits RS<sub>0</sub> & RS<sub>1</sub>, which determines which register bank is in use.

When PSW is reset, RS<sub>0</sub> & RS<sub>1</sub> are set to 00 to select the working registers in bank 0, located from 00h to 07h in internal RAM. The programmer may choose any other bank by setting RS<sub>0</sub> and RS<sub>1</sub> as desired.

#### Example for direct addressing mode

- 1) `Mov A, 80h ; copy data from Port 0 pins to register A`
- 2) `Mov 80h, A ; copy data from register A to the Port 0`

- 3)  $MOV 3Ah, \#3Ah$ ; copy immediate data byte  $3Ah$  to RAM location  $3Ah$
- 4)  $MOV R0, 12h$ ; copy data from RAM location  $12h$  to register  $R0$
- 5)  $MOV 8Ch, R7$ ; copy data from register  $R7$  to timer0 high byte
- 6)  $MOV 5Ch, A$ ; copy data from register  $A$  to RAM location  $5Ch$
- 7)  $MOV 0A8h, \#77h$ ; copy data from RAM location  $77h$  to IE register.

The Pictorial representation of direct Addressing mode is shown below

### Instruction Using RAM Address

Address in RAM      Source or Destination

### Indirect Addressing mode

Indirect addressing mode uses a register to hold address of data involved in data move. Indirect

Addressing mode for  $MOV$  instruction uses registers

R0 or R1 often called Data Pointer to hold the address of one of the location of RAM (Registers).

The mnemonic symbol used for indirect addressing is @ symbol.

### Example for Indirect Addressing mode

- 1)  $\text{MOV A, } @R0$ ; copy the contents of the address in R0 to A register.
- 2)  $\text{MOV } @R1, \#35h$ ; copy the number 35h to the location whose address is in R1.
- 3)  $\text{MOV add, } @R0$ ; copy the contents of the location whose address is in R0 to add register.
- 4)  $\text{MOV } (@R1, A)$ ; copy the content of A register to the location whose address is in R1.
- 5)  $\text{MOV } (@R0, 80h)$ ; copy the contents of the Port O pins to the location whose address is in R0.

The pictorial representation of Indirect Addressing mode is shown below

Instruction Using @R0 or  
@R1

Register R0 or R1 in  
current Bank

Address

Address

Source or destination of data.

### Example Programs / Problems

1) Copy the byte in TCON to register R2 using atleast four different methods

\* Method 1: Use the direct address for TCON (88h) and register R2:

MOV R2, 88h ; COPY TCON content to R2

\* Method 2: Use direct address for both TCON & R2

MOV 02h, 88h ; COPY TCON content to register R2 whose address is 02h

\* Method 3: Use R1 as a pointer to R2 (indirect addressing)

MOV R1, #02h ; Move address of R2 to R1

MOV @R1, 88h ! COPY TCON content to location pointed by R1

\* Method 4 ; Push the contents of TCON into direct address 02h i.e., R2

MOV 81h, H02h ; Set the SP with the address of R2

PUSH 88h ; Push, TCON content whose address, 88h to location pointed by SP.

2) Set timer T0 to an initial setting of 1234h

MOV 8Ch, #12h ; Set TH0 to 12h

MOV 8Ah, #34h ; Set TL0 to 34h

3) Put the number 34h in registers RS, R6 and RT

Method-1 ; Using Immediate addressing mode

MOV RS, #34h ; move 34 to RS

MOV R6, #34h ; move 34 to R6

MOV RT, #34h ; move 34 to RT

Method-2 ; Put the numbers in A & MOV A to each register

MOV A, #34h ; move 34h to A

MOV RS, A ; move Content of A to RS

MOV R6, A ;

Move Content of B to R6

MOV RT, A ;

Move Content of C to RT

### Method-3: Copy Using direct addressing mode

MOV R5, #34h ; Move 34h to Register R5

MOV 05h,05h ; Move Content of R5 whose address is 05h to register R6 whose address is 06h

MOV 07h,06h ; Move Content of R6 whose address is 06h to register R7 whose address is 07h.

- 4) Put the number 8Dh in RAM locations 30h to 34h

### Method 1: Using Immediate Addressing mode

MOV 30h, #8Dh ; Copy the number 8Dh to location 30h

MOV 31h, #8Dh; Copy the number 8Dh to location 31h

MOV 32h, #8Dh; Copy the number 8Dh to location 32h

MOV 33h, #8Dh; Copy the number 8Dh to location 33h

MOV 34h, #8Dh; Copy the number 8Dh to location 34h

### Method-2: Using Register Addressing mode

MOV A, #8Dh ; Copy the number 8Dh to A

MOV 30h, A ; Copy Content of A register to location 30h

MOV 31h, A ; Copy Content of A register to location 31h

MOV 32h, A ; Copy Content of A register to location 32h


MOV 33h, A ; Copy Content of A register to location 33h

MOV 34h, A ; Copy Content of A register to location 34h

### Method-3: Using PUSH Instruction

MOV 30h, #8Dh ; Copy the number 8Dh to RAM location 30h

MOV 81h, #30h ; Set SP to location 30h



5) Swap the contents of Registers R7 and R6 in register bank 0.

Method - 1 Using Register Addressing mode

MOV A, R6 ; Copy Content of R6 to A  
MOV R5, A ; Temporarily save it in R5  
MOV A, R7 ; Copy Content of R7 to A  
MOV R6, A ; Copy Content of A ie, R7 to R6  
MOV A, R5 ; Copy temporarily saved content in R5 to A  
MOV R7, A ; Copy Content of A ie, R6 to R7

Method - 2 Using Direct Addressing mode

MOV 10h, 06h ; Copy Content of R6 to RAM  
Address 10h is the memory location 10h

MOV 06, 07h ; Copy Content of R7 Whole  
Address is 07 to R6 Whole  
Address is 06

`MOV 07, 10H`; ~~COPY~~ Saved Content from location  
10H to R7 whose address is 07H

### Method-3 Using Push & Pop Instructions

`PUSH 07H`; Push Content of R7 onto Stack

`PUSH 06H`; Push Contents of R6 onto Stack

`POP 07H`; Pop contents of R6 to R7

`POP 06H`; Pop Content of R7 to R6

### Method-4 Using Exchange Instructions

- `XCH A, R6`; Exchange content of R6 & A

`XCH A, R7`; Exchange content of R7 & A

i.e., Content of R6 now in R7

`XCH A, R6`; Exchange content of R6 & A

i.e., Content of R7 now in R6.

~~Instructions to be used~~

~~for A, R6, R7~~

~~Address of A register~~

~~is required~~

~~to exchange~~

~~values~~

~~between R6 & R7~~

## Logical Operations

8051 microcontroller supports logical operations

At two data levels ; Byte Level or Bit Level.

Logical operations supported by 8051 microcontroller & corresponding Mnemonics is as shown below

### Logical Operation & 8051 Mnemonic.

AND

ANL (Logical AND)

OR

ORL (Logical OR)

XOR

XRL (Logical Exclusive OR)

NOT

CPL (Complement)

The Source can be either Immediate, register, direct address, Indirect address or register A. The

destination can be either register A or direct address.

Logical Operator performs operations on each individual bit of source data and destination data.

This operation is called as Byte-Level logical operation because the entire byte is affected.

The Byte-Level Logical Operations Supported by  
8051 Microcontroller are as follows

### AND Instructions

- 1) ANL A, #n ; AND each bit of A with each bit of immediate number n and store the result in A.
- 2) ANL A, Add ; AND each bit of A with each bit of a number stored in RAM location and store the result in A.
- 3) ANL A, Rr ; AND each bit of A with each bit of a number stored in register Rr and store the result in A.
- 4) ANL A, @Rp ; AND each bit of A with each bit of a number stored in RAM location whose address is in Rp and put the result in A.
- 5) ANL Add, A ; AND each bit of A with each bit of a number stored in RAM location and store the result in RAM location.
- 6) ANL Add, #n ; AND each bit of a number n with each bit of a number stored in RAM location and store the result in RAM location.

## OR Instructions

1) ORL A, #n ; OR each bit of A with each bit of a number and store the result in A.

2) ORL A, Add ; OR each bit of A with each bit of a number stored in RAM location and store the result in A.

3) ORL A, R<sub>r</sub> ; OR each bit of A with each bit of a number stored in register R<sub>r</sub> and store the result in A.

4) ORL A, @R<sub>p</sub> ; OR each bit of A with each bit of a number stored in RAM location whose address is in R<sub>p</sub> and store the result in A

5) ORL add, A ; OR each bit of A with each bit of a number stored in RAM location and store the result in RAM location.

6) ORL add, #n ; OR each bit of a number n with each bit of a number stored in RAM location and store the result in RAM location.

## XOR - Instructions

- 1) XRL A, #n ; XOR each bit of A with each bit of a number n and stores the result in A
- 2) XRL A, add; XOR each bit of A with each bit of a number stored in RAM location f Stores the result in A
- 3) XRL A, R<sub>p</sub>; XOR each bit of A with each bit of a number stored in register and stores the result in A
- 4) XRL A, @R<sub>p</sub>; XOR each bit of A with each bit of a number stored in RAM location whose address is in R<sub>p</sub> and stores the result in A
- 5) XRL add, A ; XOR each bit of A with each bit of a number stored in RAM location and stores the result in RAM location
- 6) XRL add, #n ; XOR each bit of immediate number n with each bit of a number stored in RAM location and stores the result in RAM location.

## NOT Instructions

1) CLR A; Clear each bit of A to 0

which can be done by

2) CPL A; Complement each bit of A; makes bits  
as 0 and bit 0 has 1

for example if A = 0000 0000

Eg: for Logical Instructions

Mov A, #0FFh A=FFh

and then write Mov R0, #77h R0=77h

ANL A, R0 A=77h

Mov 15h, A AND 15h = 77h

CPL A A=88h

ORL 15h, #88h 15h = F8h

XRL A, 15h A=77h

XRL A, R0 A=00h

ANL A, 15h A=00h

ORL A, R0 A=77h

CLK A A=00h

XRL 15h, A 15h = F8h

XRL A, R0 A=77h

## Bit-Level Logical Operation

Bit-level logical operation is very convenient

when we wish to alter ~~the~~ single bit of a byte.

RAM locations 20h to 2Fh supports for both byte level operations and bit level operations. 20h to 2Fh locations i.e., 16 bytes are called bit addressable locations with each location 8 bits. Thus the bit addresses are numbered from 00 to 7Fh i.e. 00-128d ( $16 \text{ bytes} \times 8 \text{ bit} = 128 \text{ bits}$ )

Bit 0 of a byte location 20h has address 00h

Bit 1 of a byte location 20h has address 01h

Bit 7 of a byte location 20h has address 07h

Bit 0 of a byte location 21h has address 08h

The bit addressable locations and corresponding bit address is shown below

| <u>Byte Address</u> | <u>Bit Address</u> |
|---------------------|--------------------|
| 20h                 | 00 - 07h           |

21h  $\rightarrow$  08 - 0F

22h  $\rightarrow$  10 - 17

23h  $\rightarrow$  18 - 1F

24h  $\rightarrow$  20 - 27

25h  $\rightarrow$  28 - 2F

26h  $\rightarrow$  30 - 37

27  $\rightarrow$  38-3F

28  $\rightarrow$  40-6F, 40B-6F

29  $\rightarrow$  48-4F, 48 and 4F 6A

2A  $\rightarrow$  50-5F

2B  $\rightarrow$  58-5F

2C  $\rightarrow$  60-6F

2D  $\rightarrow$  68-6F

and 2AE  $\rightarrow$  70-7F

and 2F  $\rightarrow$  78-7F

(last 8 bits of 8 to word 0)

SFR And The Corresponding bit addresses are

shown below

all address part and number part is 10 bits.

For SFR, the Direct Address & bit Addressable

in address part 10 bits which part is 0 to 3 is

OEO

OEO-OET

and address part B will have 8 bits and part is OFO

OFO-OFT

2E  $\rightarrow$  OAB

OAB-OAF

ZP  $\rightarrow$  0B8

OB8-OBF

P0  $\rightarrow$  01

A1

71  $\rightarrow$  81

80-87

P1  $\rightarrow$  090

90-97

P2  $\rightarrow$  0AO

0AO-0AF

P3  $\rightarrow$  0BO

0BO-0BF

PSW

000

000-001

TCON

88

88-8F

SCON

98

98-9F

For e.g.

Rajeshwari BS  
Assistant Professor  
Department of CSE  
B.M.S College of Eng  
Bengaluru

To clear A register, we write

CLA A

To clear 5th bit of the register A, the instruction is

CLR ACC.5

Bit-Level Logical Operations are as follows:

The Bits -

- 1) ANL C, b ; AND carry flag C and addressed bit and store the result in carry flag C
- 2) ANL C, /b ; AND C and the complement of addressed bit and store the result in carry flag C  
Addressed bit is not altered.
- 3) ORL C, b ; OR carry flag C and addressed bit f and store the result in carry flag C
- 4) ORL C, /b ; OR carry flag C and the complement of the addressed bit and stores the result in r. The addressed bit is not altered.

5) CPL C ; Complement the carry flag content

6) CPL b ; Complement the addressed bit

7) CLD C ; Clear the carry flag content to 0

8) CLR b ; Clear the addressed bit to 0

9) MOV C, b ; Copy the addressed bit to carry flag

10) MOV b, C ; Copy the carry flag content to the addressed bit

11) SETB C ; Set the carry flag content to 1

12) SETB b ; Set the addressed bit to 1

and hence was 3 part with each of 4, 3 and 3

and hence was 3 part with each of 4, 3 and 3

and hence was 3 part with each of 4, 3 and 3

and hence was 3 part with each of 4, 3 and 3

and hence was 3 part with each of 4, 3 and 3

and hence was 3 part with each of 4, 3 and 3

and hence was 3 part with each of 4, 3 and 3

and hence was 3 part with each of 4, 3 and 3

and hence was 3 part with each of 4, 3 and 3


## Rotate and Swap Operations

The register A can be rotated one bit position to the left or right with or without including the C flag (carry flag) in the rotation. If the C flag is not included, then the rotation involves eight bits of register A. If the C flag is included, then nine bits are involved in the rotation.


The various rotation instructions supported by 8051 microcontroller are:

- 1) RL A ; Rotate the content of A register by one bit position to the left;
- 2) RLC A ; rotate the content of A register and the carry flag content one bit position to the left.
- 3) RR A; Rotate the content of A register by one bit position to the right.
- 4) RRC A; Rotate the content of A register and carry flag by one bit position to the right


The diagrammatic representation of various rotate instructions is shown below.




RL A



RLCA



RR A



RRC A

No flags other than the carry flag in RRC &


RLC are affected

### SWAP Instruction

SWAP A; Interchange the nibbles of register A;

Put high nibble in the low nibble Position  
and low nibble in the high nibble Position.

The diagrammatic representation of SWAP instruction  
is shown below.



The following table shows examples of rotate and swap operations.

$\text{MOV A, } \#0A5H$        $A = 10100101 = A5H$

$\text{RR A}$        $A = 11010010 = D2H$

$\text{RR A}$        $A = 01101001 = 69H$

$\text{RR A}$        $A = 10110100 = B4H$

$\text{RR A}$        $A = 01011010 = 5AH$

$\text{SWAP A}$        $A = 10100101 = A5H$

$\text{CLR C}$        $C=0, A = 10100101 = A5H$

$\text{RRC A}$        $C=1, A = 01010010 = 52H$

$\text{RRC A}$        $C=0, A = 10101001 = A9H$

$\text{RL A}$        $A = 01010011 = 53H$

$\text{RL A}$        $A = 10100110 = A6H$

$\text{SWAP A}$        $C=0, A = 01101010 = 6AH$

$\text{RLC A}$        $C=0, A = 11010100 = D4H$

$\text{RLC A}$        $C=1, A = 10101000 = A8H$

$\text{SWAP A}$        $C=1, A = 10001010 = 8AH$

## Example Problems

- 1) Use three different Instructions to clear the contents of A register

Method-1: Using Mov Instruction

MOV A, #00H

Method-2: Using CLR Instruction

CLR A

Method-3: Using ANL Instruction

ANL A, #00H

- 2) Write a program that will invert (complement) every bit in register R6 of bank 0

Method 1:

MOV A, R6

CPL A

MOV R6, A

Method 2:

MOV A, #0FFH

XRL A, R6

MOV R6, A

Method-3

XRL 106H, #0FFH

3) Configure Timer T<sub>0</sub> to act as a 16 bit timer  
And Timer T<sub>1</sub> to act as a 13 bit counter and  
then start them

5

IN

SETB ACC.0 ; T<sub>0</sub> timer mode is 1;  
 $M0(T_0)=1$

CLR ACC.1 ; M1(T<sub>0</sub>)=0

CLR ACC.2; C/T(T<sub>0</sub>) = 0 to time

CLR ACC.3; Disable T<sub>0</sub> gate bit

CLR ACC.4; T<sub>1</sub> timer mode is 0;  $M0(T_1)$

CLR ACC.5 ; M1(T<sub>1</sub>)=0

SETB ACC.6 ; C/T(T<sub>1</sub>) = 1 to count

5)

CLR ACC.7 ; Disable T<sub>1</sub> gate bit

DC.

Mov TMOD, A ; Configure timers

SETB TR1 ; Set T<sub>1</sub> run bit

SETB TR0 ; Set T<sub>0</sub> run bit

Mov TMOD, #41H ; Also configures the timers

6)

4) Set and then clear bit 7 of internal RAM  
address 28H without changing any other bits in the byte

40H represents  
bit 0 of bit

addressable location  
28H

ORL 28H, #80H; OR X=1; Set bit 7 only

ANL 28H, #7FH; O AND X=0; Clear bit 7 only

SETB 40H ; Set the bit

CLR 40H ; Clear the bit

5) Double the number in register R2 and put the result

in registers R3 (high byte) And R4 (low byte)

CLR C ; Clear the carry to rotate as MSB of byte.

MOV A, R2; Get R2 to A

RLC A ; Rotate left, which doubles the number

MOV R4,A; Put low byte of result in R4

CLR A; Clear A to receive carry

RLC A ; The carry bit is now bit 0 of A

MOV R3,A Transfer any carry bit to R3

5) OR the contents of Ports 1 and 2; Put the result in external RAM location 0100H

MOV A, 90H; Copy the Pin Data from port 1 to A

ORL A, 0A0H; OR the contents of A and Port 2

MOV DPTR, #0100H; Set DPTR with external RAM

Mov @DPTR, A ; Store the result.

6) Find a number that, when XORed to the A register, results in the number 3FH in A

MOV R0,A ; Save A in R0

XRL A, #3FH XOR A and 3FH; Forming N

XRL A,R0 ; XOR A and N yielding 3FH

Eg! A=FFH A XOR 3FH = C0H & C0H XOR FFH = 3FH

8) Swap every even numbered bit of register R3 in bank 0 with the odd numbered bit to its left.  
Swap bit 0 with bit 1, bit 2 with bit 3, and so on until bit 6 is swapped with bit 7.

MOV A, R3; copy R3 content to A

RL A ; Even-numbered bits to odd numbered positions

ANL A, #0AAH; Mask or set the odd numbered bits to 0

PUSH ACC ; Save even numbered bits

Mov A, R3 ; copy R3 to A

RL A ; Odd numbered bit to even numbered positions

ANL A, #055H; Mask out the old odd numbered positions

Mov R3, A ; Save odd numbered bits

POP ACC ; Retrieve even numbered bits

ORL 03H, A; OR the even and odd numbered bits (odd bits of R3) into R3

A now has swapped bits in R3

odd bits in A swap in A03H with

information in A and mask in 03H

bits coming in bits A and A03H of shift register

THIS will now have the same set of bits

## Arithmetic Instructions

24 Arithmetic opcodes are supported by 8051 microcontroller which are grouped into following types

- 1) INC Destination; Increment destination by 1
- 2) DEC Destination; Decrement destination by 1
- 3) ADD / ADDC Destination, Source; Add Source to destination without / with carry flag
- 4) SUBB Destination, Source; Subtract with carry Source from destination
- 5) MUL AB; Multiply the contents of A and B registers
- 6) DIV AB; Divide the contents of register A by the content of register B
- 7) DA A; Adjust Decimal Adjust the A register

### Incrementing and Decrementing

Increment Instruction increments the specified register content or memory location content by 1 and decrement instruction decrements the specified register content or memory location content by 1. The

Increment and decrement instruction does not affect the math flags: C, AC, OV.

The following are the mnemonics for increment and decrement instructions

INC A; Increments A register content by 1

INC Rx; Increments Specified Register content R<sub>x</sub> by 1

INC add; Increments Specified memory location Content by 1

INC @R<sub>p</sub>; Increments content of a memory location pointed by register R<sub>p</sub> (whose address is in register R<sub>p</sub>)

INC DPTR; Increments DPTR Content by 1

DEC A; Decrements Specified A register content by 1

DEC Rx; Decrements Specified register content R<sub>x</sub> by 1

DEC add; Decrements Specified memory location Content by 1

DEC @R<sub>p</sub>; Decrements memory location content by 1 whose address is in R<sub>p</sub>

## Addition

In 8051 microcontroller, all addition is done with A register and A register is the destination of the result. Source can be either immediate, Register, direct or indirect address.

The mnemonics of addition instructions are

ADD A, #n ; Add A and immediate number n  
Store the result in A

ADD A, Ry ; Add A and register content Ry and  
Store the result in A

ADD A, add; Add A and memory location content  
Add & Store the result in A

ADD A, @Rp ; Add A and memory location content  
Pointed by Rp and Store the result  
in A

C flag is set to 1, if there is a carry out of  
7<sup>th</sup> bit otherwise cleared to 0

Ac flag is set to 1, if there is a carry out of 3<sup>rd</sup>  
bit, otherwise cleared to 0

OV flag set to 1, if there is a carry out of 7<sup>th</sup> bit  
position but not out of 6<sup>th</sup> bit position or if carry  
out of 6<sup>th</sup> bit position but not out of 7<sup>th</sup> bit position.

## Unsigned Addition

Unsigned numbers make use of the carry flag to detect when the result of ADD operation is larger than FFH. If the carry is set to 1 after an ADD, then the carry can be added to a higher order bit.

Eg:

$$95D = 01011111 \text{ (in } 8\text{ bits)}$$

$$189D = 10111101$$

$$\begin{array}{r} 95D \\ + 189D \\ \hline 284D \end{array}$$

$$100011100 = 284D$$

Where ) indicates the status of C flag.

The program could add carry flag to second bit of larger number.

## Signed Addition

Signed numbers may be added two ways

i) Addition of like signed numbers

ii) Addition of unlike signed numbers

If unlike signed numbers are added, then the result will not be larger than -128 or +127.

Eg:

$$\begin{array}{r} -001D = 1111111 \\ +027D \\ \hline +026D \end{array}$$

$00011010_2 = +026D$

Here, there is a carry from bit 7 so the carry flag is 1. There is also carry from bit 6, and the OV flag is 0. For this condition, no action need to be taken by the program to correct the sum.

Case-2:

If positive numbers are added, there is the possibility that the sum will exceed  $+127D$  as demonstrated in below example.

$$\begin{array}{r} +100D = 01100100 \\ +050D \\ \hline +150D \end{array}$$

$00110010_2 = 106D$

Ignoring the sign bit. There is no carry from bit 7 & carry flag is 0 and there is a carry from bit 6 so the OV flag is 1.

Case 3: An example of adding two positive numbers that do not exceed positive limit

$$\begin{array}{r} +045D = 00101101 \\ +075D \\ \hline +120D \end{array}$$

$00111100_2 = 120D$

There is no carry from bits 6 or 7. The carry and OV

Flags are both 0.

Case 4: The result of adding two negative numbers together for a sum that does not exceed the negative limit is demonstrated below

$$\begin{array}{r} -30D = 11100010 \\ -050D = 11001110 \\ \hline -080D = 10110000 = -80D \end{array}$$

Here, there is a carry from bit 7 and carry flag is 1. There is a carry from bit 6 and OV flag is 0. These are the same flags as the case of adding unlike numbers. No corrections are needed for the sum.

Case 5: When adding two negative numbers whose sum does not exceed  $-128D$ .

$$\begin{array}{r} -070D = 10111010 \\ -070D = 10111010 \\ \hline -140D = 01110100 = +116D \end{array}$$

There is a carry from bit position 7 and carry from bit position 6. So the carry and the OV flags are set to 1. The magnitude of the sum is correct; the sign bit must be changed to a 1.

$$\begin{array}{r} \text{Take } 2^{\text{th}} \text{ complement of the result } 01110100 \\ 10001011 \\ \hline 1001100 = -140D \end{array}$$

Generally the following actions need to be taken

C    OV    ACBn

0    0    None

0    1    Complement the Sign

1    0    None

1    1    Complement the Sign

### Multibyte Signed Arithmetic

Two numbers are to be added with each other

The mnemonics for Add with carry are:

- 1) ADDC A, #n ; Add the content of A, Immediate number n and C flag and put the result in A
- 2) ADDC A, add ; Add the content of A, memory location, Content add and C flag, store the result in A
- 3) ADDC A, Rx ; Add the content of A, register Rx and C flag, store the result in A
- 4) ADDC A, @Rp ; Add the content of A, memory location pointed by Rp, carry flag, store the result in A

Eg: Examples of ADD & ADDC multi-byte signed arithmetic operations

MOV A, #1CH      A=1CH

MOV RS, #0A1H    RS=A1H

ADD A, RS ;    A=BDH ; C=0, OV=0

ADD A, RS ;    A=5EH ; C=1 OV=1

ADDC A, #10H ; A=6FH C=0, OV=0

ADDC A, #10H ; A=7FH, C=0, OV=0

Subtraction



## Multiplication And Division

The 8051 has the capability to perform 8-bit Integer multiplication and division using the A and B registers.

The Register A holds 1 byte of data before a multiplication or division and 1 byte of the result after multiplication or division operation.

Multiplication and division treat the numbers in register A and B as Unsigned.

### Multiplication

The multiplication instruction multiplies unsigned number in Register A by the unsigned number in register B and low order byte of the product is stored in A and high order byte of the product is stored in B.

Multiplication operation uses registers A and B as both source and destination.

MUL AB ; multiply A by B, store the low-order byte of the product in A and high order byte of the product in B

The OV flag will be set if  $A \times B > \text{FFH}$ ,  
signal the number is larger than 8 bits & the programmer  
need to consider register B content for high-order byte  
of the product.

Eg:

MOV A, #7BH ; A = 7BH

MOV OFOH, #02H B = 02H

MUL AB A = F6H and B = 00H OV = 0

MOV B, #0FE ; B = FEH

MUL AB ; A = 14H and B = F4H OV = 1

Rajeshwari BS

Assistant Professor

Department of CSE

B.M.S College of Engg

Bengaluru - 19

Division

Division instruction divides the unsigned number in  
register A by unsigned number in register B. Division  
operation uses ~~both~~ registers A and B as both source as  
well as destination

DEV AB ; Divide A by B ; Stores integer  
part of the quotient in register A  
and integer part of the remainder in B

Division operation always results in Integer Quotients  
and remainders as shown below

$$A = 218D \\ B = \frac{218D}{17D} = 12 \text{ (Quotient)} \text{ and } 9 \text{ (Remainder)}$$