


10.7 Counter Design as a Synthesis Problem

Design of Modulo-6 Counter for the sequence given below.



state sequence.

C_n	B_n	A_n	C_{n+1}	B_{n+1}	A_{n+1}	J_c	K_c	J_B	K_B	J_A	K_A
0	0	0	0	0	1	0	x				
0	0	1	0	1	0	0	x				
0	1	0	0	1	1	0	x				
0	1	1	1	0	0	1	x				
1	0	0	1	0	1	x	0				
1	0	1	0	0	0	x	0				

Excitation table of JK

$A_n \Rightarrow B_{n+1}$	J	K
0 0	0	x
0 1	1	x
1 0	x	1
1 1	x	0

Cn	Bn An			
	00	01	11	10
0	0	0	1	0
1	x	x	x	x

$$I_C = B_n A_n$$


$$K_C = A_n$$

$$I_B = \bar{C}_n \bar{A}_n$$

$$K_B = A_n$$

$$I_D = 1$$

$$I_D = 1$$




10.8 A Digital clock.

A very interesting application of counters and decoding arises in the design of a digital clock. The power supply for this system is usual 60 Hz.

In order to obtain pulses occurring at a rate of one each second, it is necessary to divide the 60-Hz power source by 60.


If the resulting 1-Hz waveform is again divided by 60, a one-per-minute waveform is the result. Dividing this signal by 60 then provides a one-per-hour waveform.



1011
1100
QA QB


The last counter changes state once each 60 minutes (once each hour). \therefore divide-by-12 counter, helps to display the correct hour.

Design of seconds and minutes counter using 10x6 mod-60 counter



Both 7492 and 7490 count in straight 8421 binary & 7447 decoder-drivers to drive 7-segment indicators.

Design of an hour counter



	QA	QB
10	0	0
11	0	1
12	1	0

Tens

Units