Interrupts Raseshwari B.s An intersupt is a signal BMSCE Bangalore by AMSistant Professor, CSE Dest Some external device or due to the execution of some instructions within the Program that informs the CPU to temporarity hatt its current activities of to transfer the control to the special routine called as Intersurt Service Rousine (ISR) Of Intersupt Handley to Service an interrupt. An IRET instruction at the end of the OUT FORESTAIL ISR returns Control back to interrupted program the 4 execusion resumes. The Concept Of Interrupt is as , Enen 3036 Up d Shown below

Interrupt Service Routine 80 QUI -IRET TO LOSSING

Based on the source of the interrupt, it is Earnes Classified into 3 types

- External Hardware Interoupt
- Software Interrupt

WARREST TO STATE OF THE STATE O

Exception

Hardware Interrupt? If enternal device applies

a signal on INTR or NMI interrupt input Pin

of 8086 MP, then it is referred to as an

hardware interrupt.

Hardware Interrupt

Maskable Intersurt


- Non maskable Interrupt

Maskable Intersupt; An external (intersupt Signal, which Can accept of ignore by 8086 processor derending upon the content of intersupt slag (IF) is caused as maskab-le intersupt. This signal is applied on Intersupt pin of 8086 processor. If IF=0, then 8086 Mp does not versioned to the signal on Intra pin. If IF=1, then 8086 Mp respondes to an intersupt, accepts an intersupt.

Non maskable Interrupt. - An external interrupt signal, which cannot be ignored by 8086 Mr is caused as Non maskable interrupt. This signal is applied on NMI Pin of 8086 Procemor. The signal on NMI Pin is Refuiced even when all other interrupts are disabled. The Content of IF has no effect on signal on NMI Pin. The NMI is used to signal

emergencies such as memory faiture or power fuiture ctc.
At the end of each interaction exercises us
Software Intersurts: If an intersurt generated by
the execution of interrupt instructions is called
as Software Interrupt.
for eq:
INT N'; Where N is an intersupt
number margara
INT 21 Hop) 21H is an interrupt to
access Dos Services.
There instructions are used as a regula's instructions
in the program. Software interrupt instructions are Used
to Law System Services.
2 90P CS
3) 100 100 1
Exception Intersupt; - Interrupt, which is generated by
Decoments the stack pointer (SP) by 2 +
8086 processor by the enecution of Some instructions
in the program.
0
for eq. (1) Divide by zero interrupt; If an operand
is divided by 0 11 2
is divided by 0, then 8086 processor automassacy
Interoupt Currently enecuting program.
DI Illegas memory reference; for eg: Mou Ax, [238688]
(3) Aziri 24 61
3 Arithmetic Overflow and

At the end of each instruction execution, Up Checks to see if any interrupts have be requested on INTR Pin 4 NMI Pin. If any interrupt have been requested, then processor takes series of actions as shown below



- Decrements the Stack Pointer (SP) by 2 f
 Saves flag register Content onto the Stack

 SP \(SP-2 \), [SP] \(\frac{1}{2} \) flags
- 2) Clears the Intersupe flag IF in the flag register

 to 0 to disable Intersupe

 IF -0
- 3) Clears the trap flag TF in the flag register to

- Decrements Stack pointer SP by 2 1 saves CS

 719ister Content onto the stack (ie, return address)

 SP = SP-2, [SP] = CS
- Decrements Stack Pointer Sp by 2 again 4 Saves
 instruction Pointer IP Content onto the Stack (ie,
 seturn address offset value)

 Sp SP-2, [SP] IP
- ISR (Interrupt Service Toutine) H800

Cs + Base address of Isn

1) Loads the IP register with the offset address of ISR within the Segment

offset address of Isn rows

Interdupt vector Table (IVT)

8086 Procemor can recognize 256 different


Interrupts. The lowest 1024 bytes of memory locations

is reserved for a table, which contains base address

4 offset address of Interrupt Service rousine Called

as Interrupt vector table (IVT)

The below figure shows interrupt



The address of an ISR Stored in internet

Vector table for each internet type, which contains

2 bytes CS address 1 2 byte IP address is

Caued as Interrupt vector or Interrupt Pointer.

INT N, whose ISR address is stored in

IVT at the location N*4

for eg. INT 2 = Address of Non maskable

Service routine is Stored in the location 2+4=8th location of IVT, 0008 4 0009 H Contains CS value 0004 H 4 0008 H Contains IP Value.

The lowest 5 types of interrupts are dedicated to specific functions like divide by zero, overflow etc


Entersurt from 6 to 31 are reserved by

Intel

Antersup from 32 to 255 are available for Use to Use for hardware or software intersupts.

The Concept of intersupt Servicing by the

microprocessor is shown below



21 8086 processor, there is a problem for an

interrupt for an different application, because 80% has only two interrupt pins NMI 4 INTR Pins. If NMI Pin is saved for power failure interrupt that heaves only one INTR Pin for all other applications. To overcome this problem, we can have an external device caued programmable Interrupt Controller (PIC) to funner the interrupt signals from mustine enternal device into single interrupt input to 80% processor

Features of 8259 PIC

1) 8259 15 LSI (Large Scale Integration) Chip,

Which accepts interrupt signals from 8 Euternal devices

2) Multiple 8259's can be connected in a master

Slave Configuration! maximum 8 8259's can be

Connected to handle 64 external devices (8 devices + 8 pin can 8 pin ca

3) It can Identify interrusting device 4 resource their