Skip to content
The Software Supporting my implementations of the SAP-1 Computer Architecture as inspired by Ben Eater in both logisim and TTL hardware logic.
Branch: master
Clone or download
Latest commit 6c3d31e Mar 16, 2019
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
hardware
images added hardware image Jul 15, 2018
logisim major updates (software for hardware implementation) Jul 15, 2018
.gitignore major updates (software for hardware implementation) Jul 15, 2018
README.md alter md Jul 16, 2018

README.md

8 Bit Breadboard Computer (SAP-1)

The Model and Software Supporting my implementations of the SAP-1 Computer Architecture as inspired by Ben Eater in both logisim and TTL hardware logic.

Hardware Design:

https://github.com/MeadeRobert/sap1/blob/master/images/hardware.jpg

Youtube Design Overview Video

8-Bit Computer Assembly RMX (Robert Meade Assembly)

Version H0.1 (Hardware 0.1) - Currently Running on the Hardware Implementation

Current Logisim Design:

https://github.com/MeadeRobert/sap1/blob/master/images/sar_test_0.PNG

Ben Eater's Design with JLZ instruction added:

https://github.com/MeadeRobert/sap1/blob/master/images/fibonacci_0.PNG

You can’t perform that action at this time.