# California Polytechnic State University, Pomona

Department of Electrical and Computer Engineering

Digital Circuit Design Using Verilog Laboratory ECE 3300L

Lab 7



# 16-bit Barrel Shifter / Rotator & 4-Digit 7-Segment Display

By

Jetts Crittenden (ID# 015468128) and Evan Tram(#ID 016404570)

8/7/2025

# Design:

This design uses the basic principles from previous labs and reuses them in tandem with new methods. This project uses the generation of different trees of shifts with basic logic design to provide a system that allows the user to shift, change shift type (Logical / Rotate), and the direction of the shift. It controls these inputs through debounced and controlled inputs from the push buttons on the Nexys board. The original word value is also input through the switches on the board. It then displays the shifted 4-digit hex value on the 7-segment board just like in previous labs.

# Code: top lab7.v

```
`timescale 1ns / 1ps
module top lab7(
       input wire clk,
                                     // 100 MHz system clock
        input wire [15:0] SW,
                                     // Slide switches for input
word
        input wire [4:0] BTN,
                                     // BTN[4] = BTNC, BTN[3:0] =
BTNU, BTND, BTNL, BTNR
        output wire [7:0] LED,
                                     // Optional debug LEDs
        output wire [6:0] SEG,
                                     // 7-segment segments
        output wire DP,
        output wire [7:0] AN
                                     // Digit enables
    );
       wire rst n;
       wire clk_rst;
        assign DP = 1;
       wire clk_1kHz, clk_2Hz;
            clock divider fixed clkdiv (
                .clk(clk),
                .rst n(clk rst),
                .clk out(clk 1kHz)
            );
        // Debounced Button Toggles
```

```
wire dir, rot;
       wire [1:0] shamtl;
       wire [1:0] shamtm;
       wire btnc toggle;
                debounce toggle db dir (.clk(clk 1kHz),
.btn raw(BTN[0]), .btn toggle(dir)); // BTNL
               debounce_toggle db_rot (.clk(clk_1kHz),
.btn_raw(BTN[1]), .btn_toggle(rot));
                                        // BTNR
               debounce_toggle db_shamt0 (.clk(clk_1kHz),
.btn_raw(BTN[2]), .btn_toggle(shamtl[0])); // BTND
               debounce_toggle db_shamt1 (.clk(clk_1kHz),
.btn raw(BTN[3]), .btn toggle(shamtl[1])); // BTNU
    //SHAMT Counter (MSBs)
       wire btnc raw = BTN[4];
       assign rst n = ~btnc raw;
       assign clk rst = 1; // reset disable for now
                shamt counter shamt ctrl (
                    .clk(clk 1kHz),
                                             // 1 kHz clock
                    .btn raw(btnc raw), // Raw BTNC input
                    .shamt(shamtm) // One-cycle pulse for SHAMT
increment
       );
       wire [3:0] shamt = {shamtm, shamtl}; // Combine MSBs and
LSBs
    // Barrel Shifter
       wire [15:0] barrel out;
            barrel shifter16 shifter (
                .data in(SW[15:0]),
                .shamt(shamt),
                .dir(dir),
                .rotate(rot),
                .data out(barrel out)
```

```
);
    // Segment Scanner
        wire [3:0] ones, tens, hundreds, thousands;
        assign ones = barrel out[3:0];
        assign tens = barrel out[7:4];
        assign hundreds = barrel out[11:8];
        assign thousands = barrel_out[15:12];
            seg7_scan8 scanner (
                .clk(clk),
                .rst_n(rst_n),
                .onesPlace(ones),
                .tensPlace(tens),
                .hundredsPlace(hundreds),
                .thousandsPlace(thousands),
                .SEG(SEG),
                .AN(AN)
            );
   // 💡 Optional Debug LEDs
   assign LED[7] = dir;
   assign LED[6] = rot;
   assign LED[5:2] = shamt;
   assign LED[1:0] = 2'b00; // Unused or reserved
endmodule
```

### barrel\_shifter16.v

`timescale 1ns / 1ps

```
);
   wire [15:0] stage [0:4]; // 5 stages: input + 4 shift stages
        assign stage[0] = data in;
        genvar i;
            generate
                for (i = 0; i < 4; i = i + 1) begin : shift_stage</pre>
                    wire [15:0] shifted;
                    wire [15:0] fill;
                    // Shift amount for this stage: 2^i
                    localparam integer SHIFT = 1 << i;</pre>
                    // Fill bits depend on rotate vs logical
                    assign fill = (rotate) ?
                         (dir ? stage[i] << (16 - SHIFT) : stage[i] >>
(16 - SHIFT)):
                         16'b0;
                (stage[i] << SHIFT) | fill;</pre>
    endgenerate
endmodule
```

#### clock\_divider\_fixed.v

```
`timescale 1ns / 1ps
```

```
module clock divider fixed(
    input wire clk,
                              // 100 MHz input clock
    input wire clk, // 100 MHz input clo
input wire rst_n, // Active-low reset
    output reg clk_out // Slower output clock
);
    parameter DIV_VALUE = 26'd50_000; // Half-period count
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            clk out <= 0;</pre>
        end else begin
                 cnt <= 0;
                 clk out <= ~clk out; // Toggle output clock</pre>
            end else begin
endmodule
```

#### debounce\_toggle.v

```
.clk(clk),
    .btn_in(btn_raw),
    .btn_clean(btn_clean)
);

always @(posedge clk ) begin

    if (btn_clean && !btn_prev)
        btn_toggle <= ~btn_toggle; // Toggle on rising edge
        btn_prev <= btn_clean;
    end

endmodule</pre>
```

#### shamt\_counter.v

```
`timescale 1ns / 1ps
module shamt counter (
                      // 1 kHz clock
    input wire clk,
                             // Raw BTNC input
    input wire btn raw,
    output reg [1:0] shamt // One-cycle pulse for SHAMT increment
);
    reg shamt pulse;
    wire btn_clean;
    reg btn_prev;
    // Debounce the raw button
    debounce db (
        .clk(clk),
        .btn_in(btn_raw),
        .btn clean(btn clean)
    );
    // One-cycle pulse on rising edge of debounced button
    always @(posedge clk) begin
        btn prev <= btn clean;</pre>
        shamt_pulse <= btn_clean & ~btn_prev;</pre>
```

#### hex\_to\_7seg.v


```
`timescale 1ns / 1ps
module hex_to_7seg(
   input wire [3:0] digitVal,
   output reg [6:0] SEG
    );
   always@(*)
        begin
            case(digitVal)
               4'd0: SEG = 7'b1000000; // 0
               4'd1: SEG = 7'b1111001; // 1
               4'd2: SEG = 7'b0100100; // 2
               4'd3: SEG = 7'b0110000; // 3
               4'd4: SEG = 7'b0011001; // 4
               4'd5: SEG = 7'b0010010; // 5
               4'd6: SEG = 7'b0000010; // 6
               4'd7: SEG = 7'b1111000; // 7
               4'd8: SEG = 7'b0000000; // 8
               4'd9: SEG = 7'b0010000; //9
               4'd10: SEG = 7'b0001000; // A
               4'd11: SEG = 7'b0000011; // b
               4'd12: SEG = 7'b1000110; // C
               4'd13: SEG = 7'b0100001; // d
               4'd14: SEG = 7'b0000110; // E
               4'd15: SEG = 7'b0001110; // F
   default: SEG = 7'b1111111; // Blank
endcase
```

### seg7\_scan8.v

```
`timescale 1ns / 1ps
module seg7_scan8(
    input wire clk,
    input wire rst n,
    input wire [3:0] onesPlace,
    input wire [3:0] tensPlace,
    input wire [3:0] hundredsPlace,
    input wire [3:0] thousandsPlace,
    output wire [6:0] SEG,
    output reg [7:0] AN
);
    reg [19:0] refresh_counter = 0;
    wire [1:0] sel;
    reg [3:0] digit val;
    wire [6:0] seg_val;
    assign SEG = seg_val;
    assign sel = refresh_counter[19:18];
    always @(posedge clk or negedge rst_n)
        begin
            if (!rst_n)
                refresh counter <= 0;</pre>
            else
                refresh_counter <= refresh_counter + 1;</pre>
    always @(*)
        begin
            case(sel)
                         AN = 8'b11111110;
```

```
digit_val = onesPlace;
   2'd1:
        begin
            AN = 8'b11111101;
            digit_val = tensPlace;
            AN = 8'b11111011;
            digit_val = hundredsPlace;
       begin
            AN = 8'b11110111;
            digit_val = thousandsPlace;
   default: AN = 8'b11111111;
endcase
```

#### **Hardware Schematic:**



# **XDC Snippet:**

```
## Clock signal
[get_ports { clk }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5}
[get_ports {clk}];
##Switches
set property -dict { PACKAGE PIN J15
                                IOSTANDARD LVCMOS33 }
[get_ports { SW[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set property -dict { PACKAGE PIN L16
                                IOSTANDARD LVCMOS33 }
[get_ports { SW[1] }]; #IO_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]
set property -dict { PACKAGE PIN M13
                                IOSTANDARD LVCMOS33 }
[get ports { SW[2] }]; #IO L6N T0 D08 VREF 14 Sch=sw[2]
set property -dict { PACKAGE PIN R15
                                IOSTANDARD LVCMOS33 }
[get ports { SW[3] }]; #IO L13N T2 MRCC 14 Sch=sw[3]
set property -dict { PACKAGE PIN R17
                                IOSTANDARD LVCMOS33 }
[get ports { SW[4] }]; #IO L12N T1 MRCC 14 Sch=sw[4]
[get_ports { SW[5] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
[get_ports { SW[6] }]; #IO_L17N_T2_A13_D29 14 Sch=sw[6]
```


```
set_property -dict { PACKAGE_PIN R13
                             IOSTANDARD LVCMOS33 }
[get_ports { SW[7] }]; #IO_L5N_T0_D07_14 Sch=sw[7]
set_property -dict { PACKAGE_PIN T8
                              IOSTANDARD LVCMOS18 }
[get ports { SW[8] }]; #IO L24N T3 34 Sch=sw[8]
set_property -dict { PACKAGE PIN U8
                              IOSTANDARD LVCMOS18 }
[get ports { SW[9] }]; #IO 25 34 Sch=sw[9]
set_property -dict { PACKAGE PIN R16
                              IOSTANDARD LVCMOS33 }
[get_ports { SW[10] }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
[get_ports { SW[11] }]; #IO_L23P_T3_A03_D19_14 Sch=sw[11]
set_property -dict { PACKAGE_PIN H6
                             IOSTANDARD LVCMOS33 }
[get_ports { SW[12] }]; #IO_L24P_T3_35 Sch=sw[12]
[get_ports { SW[13] }]; #IO_L20P_T3_A08_D24_14 Sch=sw[13]
[get ports { SW[14] }]; #IO L19N T3 A09 D25 VREF 14 Sch=sw[14]
[get ports { SW[15] }]; #IO L21P T3 DQS 14 Sch=sw[15]
## LEDs
set property -dict { PACKAGE PIN H17
                              IOSTANDARD LVCMOS33 }
[get_ports { LED[0] }]; #IO_L18P_T2_A24_15 Sch=led[0]
set property -dict { PACKAGE PIN K15
                            IOSTANDARD LVCMOS33 }
[get_ports { LED[1] }]; #IO_L24P_T3_RS1_15 Sch=led[1]
set_property -dict { PACKAGE_PIN J13
                              IOSTANDARD LVCMOS33 }
[get_ports { LED[2] }]; #IO_L17N_T2_A25_15 Sch=led[2]
[get_ports { LED[3] }]; #IO_L8P_T1_D11_14 Sch=led[3]
set property -dict { PACKAGE PIN R18
                              IOSTANDARD LVCMOS33 }
[get_ports { LED[4] }]; #IO_L7P_T1_D09_14 Sch=led[4]
[get_ports { LED[5] }]; #IO_L18N_T2_A11_D27_14 Sch=led[5]
[get_ports { LED[6] }]; #IO_L17P_T2_A14_D30_14 Sch=led[6]
[get_ports { LED[7] }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
##7 segment display
set property -dict { PACKAGE PIN T10
                             IOSTANDARD LVCMOS33 }
[get ports { SEG[0] }]; #IO L24N T3 A00 D16 14 Sch=ca
```

```
set_property -dict { PACKAGE_PIN R10
                                   IOSTANDARD LVCMOS33 }
[get ports { SEG[1] }]; #IO 25 14 Sch=cb
set_property -dict { PACKAGE_PIN K16
                                   IOSTANDARD LVCMOS33 }
[get ports { SEG[2] }]; #IO 25 15 Sch=cc
set property -dict { PACKAGE PIN K13
                                   IOSTANDARD LVCMOS33 }
[get ports { SEG[3] }]; #IO L17P T2 A26 15 Sch=cd
set property -dict { PACKAGE PIN P15
                                   IOSTANDARD LVCMOS33 }
[get_ports { SEG[4] }]; #IO_L13P_T2_MRCC_14 Sch=ce
set_property -dict { PACKAGE_PIN T11
                                   IOSTANDARD LVCMOS33 }
[get_ports { SEG[5] }]; #IO_L19P_T3_A10_D26_14 Sch=cf
set property -dict { PACKAGE PIN L18
                                   IOSTANDARD LVCMOS33 }
[get_ports { SEG[6] }]; #IO_L4P_T0_D04_14 Sch=cg
set property -dict { PACKAGE PIN H15
                                   IOSTANDARD LVCMOS33 }
[get_ports { DP }]; #IO_L19N_T3_A21_VREF_15 Sch=dp
set property -dict { PACKAGE PIN J17
                                   IOSTANDARD LVCMOS33 }
[get ports { AN[0] }]; #IO L23P T3 FOE B 15 Sch=an[0]
set_property -dict { PACKAGE_PIN J18
                                   IOSTANDARD LVCMOS33 }
[get ports { AN[1] }]; #IO L23N T3 FWE B 15 Sch=an[1]
set property -dict { PACKAGE PIN T9
                                  IOSTANDARD LVCMOS33 }
[get ports { AN[2] }]; #IO L24P T3 A01 D17 14 Sch=an[2]
set property -dict { PACKAGE PIN J14
                                   IOSTANDARD LVCMOS33 }
[get ports { AN[3] }]; #IO L19P T3 A22 15 Sch=an[3]
[get_ports { AN[4] }]; #IO_L8N_T1_D12_14 Sch=an[4]
set_property -dict { PACKAGE_PIN T14
                                   IOSTANDARD LVCMOS33 }
[get_ports { AN[5] }]; #IO_L14P_T2_SRCC_14 Sch=an[5]
set property -dict { PACKAGE PIN K2
                                  IOSTANDARD LVCMOS33 }
[get_ports { AN[6] }]; #IO_L23P_T3_35 Sch=an[6]
[get_ports { AN[7] }]; #IO_L23N_T3_A02_D18_14 Sch=an[7]
##CPU Reset Button
[get_ports { CPU_RESETN }]; #IO_L3P_T0_DQS_AD1P_15 Sch=cpu resetn
##Buttons
set property -dict { PACKAGE PIN N17
                                   IOSTANDARD LVCMOS33 }
[get ports { BTN[4] }]; #IO L9P T1 DQS 14 Sch=btnc
set_property -dict { PACKAGE PIN M18
                                   IOSTANDARD LVCMOS33 }
```


#### Simulation:

The testbench code was withheld from the report to avoid distracting from the content. All testbench code is found in the GitHub repository.

### barrel\_shifter16\_tb.v



#### clock\_divider\_fixed\_tb.v



# debounce\_toggle\_tb.v





#### hex\_to\_7seg\_tb.v



# seg7\_scan8\_tb.v



# Implementation: Resource utilization table(s):

Slice Logic Utilization:

LUTs Used: **80 used 0.13% Utilization**Registers Used: 79 used 0.06% Utilization

Muxes:

F7: 0 used F8: 0 used

Registers:

Registers used as Flip-flops IO: 46 IO used , 21.9% Utilization

Timing:

Worst Negative Slack: 4.740 ns, 72 endpoints Worst Hold Slack: 0.140 ns, 72 endpoints

Worst Pulse Width Slack: 4.500 ns, 48 endpoints

Timing constraints are met, providing adequate slack.

# **Group video link:**

https://youtu.be/5cZJpbCB5Aw?si=F6NKejCM2gSPB-SU

# **Contributions:**

The contributions of this report were equally split. Both Jetts Crittenden and Evan Tram worked on the modules and testbenches separately and collaborated during the discussion and the development of the top\_lab7.v module to appropriately combine the modules. Many of the modules used in this lab were used in previous labs, such as the 7-segment scan module, which was also developed with equal effort on both parts of the team. The demo video was recorded by Jetts Crittenden, and synthesis reports were recorded by Evan Tram, with the paper being written by both team members.