ECE 3300 Lab 4 Group J

Introduction

In this experiment, we explored the design and implementation of a switch-to-7-segment display interface on the Nexys A7 FPGA development board. The main objective was to convert 4-bit binary inputs from slide switches (SW[15:0]) into corresponding hexadecimal digits and display them on an 8-digit 7-segment display using multiplexing techniques. Additionally, the state of each switch was mirrored directly onto the corresponding onboard LEDs (LED[15:0]) for verification purposes. This lab emphasized the application of developing structural digital designs, including combinational logic for decoding and multiplexing. By integrating various FPGA peripherals, we gained hands-on experience with binary, decimal, and hexadecimal conversions. We learned how to efficiently control multiple display digits through time-multiplexing to create the appearance of continuous, simultaneous digit updates. To validate the functionality, we performed behavioral simulations using Vivado, followed by synthesis, implementation, and real-time testing on the physical Nexys A7 board. This practical approach not only reinforced our understanding of digital system design but also provided valuable skills in FPGA development and hardware verification workflows.

Verilog Code

```
module seg7_driver(
                    input clk.
                    input rst n,
                    input [31:0] SW,
                    output reg [6:0] Cnode,
                    output dp,
                    output [7:0] AN
                    );
    reg [19:0] tmp;
    reg [3:0] digit;
    assign dp = 1'bl;
    always@(digit)
       case (digit)
            4'd0: Cnode=7'b00000001; 4'd1: Cnode=7'b1001111; 4'd2: Cnode=7'b0010010;
            4'd3: Cnode=7'b00000110; 4'd4: Cnode=7'b1001100; 4'd5: Cnode=7'b0100100;
            4'd6: Cnode=7'b0100000; 4'd7: Cnode=7'b0001111; 4'd8: Cnode=7'b0000000;
            4'd9: Cnode=7'b0001100; 4'd10:Cnode=7'b0001000;4'd11:Cnode=7'b1100000;
            4'd12:Cnode=7'b0110001;4'd13:Cnode=7'b1000010;4'd14:Cnode=7'b0110000;
            4'd15:Cnode=7'b0111000;default: Cnode=7'b11111111;
        endcase
    always@(posedge clk or negedge rst n)
       if(!rst_n) tmp<=0;
       else tmp<=tmp+1;
```

```
wire [2:0] s = tmp[19:17];
    always@(s, SW)
        case (s)
            3'd0:digit=SW[3:0]; 3'd1:digit=SW[7:4];
            3'd2:digit=SW[11:8]; 3'd3:digit=SW[15:12];
            3'd4:digit=SW[19:16];3'd5:digit=SW[23:20];
            3'd6:digit=SW[27:24];3'd7:digit=SW[31:28];
            default:digit=4'b0000;
        endcase
     reg [7:0] AN_tmp;
     always@(s)
        case(s)
            3'd0:AN tmp=8'b111111110;3'd1:AN tmp=8'b111111101;
            3'd2:AN_tmp=8'b11111011;3'd3:AN_tmp=8'b11110111;
            3'd4:AN_tmp=8'b11101111;3'd5:AN_tmp=8'b11011111;
            3'd6:AN_tmp=8'b10111111;3'd7:AN_tmp=8'b01111111;
            default:AN_tmp=8'b11111111;
        endcase
     assign AN=AN tmp;
endmodule
seg7 driver
module decoder10to32(
                     input [1:0] selectPart,
                     input [7:0] partValue,
                     output reg [31:0] out
                     );
                     initial out = 32'd0;
     always @(*) begin
         case (selectPart)
             2'b00: out[7:0] = partValue;
             2'b01: out[15:8] = partValue;
             2'b10: out[23:16] = partValue;
             2'b11: out[31:24] = partValue;
         endcase
     end
 endmodule
```

decoder10to32

```
module seg7_driver_top(
                         input clk,
                         input rst_n,
                         input [9:0] SW,
                         output [6:0] Cnode,
                         output dp,
                         output [7:0] AN
                         );
    wire [31:0] SWinput;
     decoder10to32 dec(.selectPart(SW[9:8]), .partValue(SW[7:0]), .out(SWinput));
     seg7_driver driver(.clk(clk), .rst_n(rst_n), .SW(SW), .Cnode(Cnode), .dp(dp), .AN(AN));
endmodule
seg7 driver top
 module seg7_driver_tb(
    );
     reg clk, rst_n;
     reg [1:0] sel;
    reg [7:0] partValue;
    reg [9:0] switchInput;
     wire [6:0] Cnode;
     wire dp;
     wire [7:0] AN;
    integer i, j;
    seg7_driver_top seg7(clk, rst_n, switchInput, Cnode, dp, AN);
    initial
        begin
           clk = 0;
           forever #5 clk = ~clk;
     initial
        begin
           rst_n = 1;
            #10 rst_n = 0;
            for(i=0; i<4; i=i+1) begin
                sel = i;
```

endmodule

end

seg7_driver_tb

for(j=0; j<256; j=j+1) begin
#10 partValue = j;</pre>

end end end


always @(sel, partValue) begin

switchInput = {sel, partValue};

XDC

```
## Clock signal
create clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get ports { clk }];
##Switches
set property -dict { PACKAGE PIN J15 | IOSTANDARD LVCMOS33 } [qet ports { SW[0] }]; #IO L24N T3 RS0 15 Sch=sw[0]
set property -dict { PACKAGE PIN M13 | IOSTANDARD LVCMOS33 } [get ports { SW[2] }]; #IO L6N TO D08 VREF 14 Sch=sw set property -dict { PACKAGE PIN R15 | IOSTANDARD LVCMOS33 } [get ports { SW[3] }]; #IO L13N T2 MRCC 14 Sch=sw[3]
                    IOSTANDARD LVCMOS33 } [get ports { SW[2] }]; #IO L6N TO D08 VREF 14 Sch=sw[2]
IOSTANDARD LVCMOS33 } [get ports { SW[6] }]; #IO L17N T2 A13 D29 14 Sch=sw[6]
set property -dict { PACKAGE_PIN R13 IOSTANDARD LVCMOS33 } [get ports { SW[7] }]; #IO L5N TO DO7 14 Sch=sv[7]
IOSTANDARD LVCMOS18 } [get ports { SW[9] }]; #IO 25 34 Sch=sw[9]
set property -dict { PACKAGE_PIN U8
set property -dict { PACKAGE_PIN R16 IOSTANDARD LVCMOS33 } [get_ports { rst_n }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
#set property -dict ( PACKAGE PIN U11 IOSTANDARD LVCMOS33 ) [get ports ( SW[14] )]; #IO L19N T3 A09 D25 VREF 14 Sch=sw[14]
#set property -dict ( PACKAGE PIN V10 IOSTANDARD LVCMOS33 ) [get ports ( SW[15] )]; #IO L21P T3 DQS 14 Sch=sw[15]
## LEDs
set property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [get ports { LED[2] }]; #IO L17N T2 A25 15 Sch=led[2]
set property -dict { PACKAGE_PIN N14 IOSTANDARD LVCMOS33 } [get ports { LED[3] }]; #IO L8P T1 D11 14 Sch=led[3]
set_property -dict { PACKAGE_PIN V17
                    IOSTANDARD LVCMOS33 } [get ports { LED[5] }]; #IO L18N T2 A11 D27 14 Sch=led[5]
set_property -dict { PACKAGE PIN V16
                    IOSTANDARD LVCMOS33 } [get ports { LED[8] }]; #IO L16N T2 A15 D31 14 Sch=led[8]
set property -dict { PACKAGE_PIN T15 | IOSTANDARD LVCMOS33 } [get ports { LED[9] }]; #IO L14N T2 SRCC 14 Sch=led[9]
#set property -dict { PACKAGE PIN T16
                    IOSTANDARD LVCMOS33 } [get ports { out[4] }]; #IO L15N T2 DQS DOUT CSO B 14 Sch=led[11]
#set property -dict { PACKAGE PIN V15 | IOSTANDARD LVCMOS33 } [get ports { out[3] }]; #IO L16P T2 CSI B 14 Sch=led[12]
#set property -dict { PACKAGE PIN V12
                    IOSTANDARD LVCMOS33 } [get_ports { out[1] }]; #IO_L20N_T3_A07_D23_14 Sch=led[14]
#set property -dict ( PACKAGE PIN V11 IOSTANDARD LVCMOS33 ) [get ports ( out[0] )]; #IO L21N T3 DQS A06 D22 14 Sch=led[15]
##7 segment display
set property -dict { PACKAGE_PIN P15 IOSTANDARD LVCMOS33 } [get_ports { Cnode[2] }]; #IO_L13P_T2_MRCC_14 Sch=ce
set property -dict { PACKAGE PIN J17
                     IOSTANDARD LVCMOS33 } [get ports { AN[0] }]; #IO L23P T3 FOE B 15 Sch=an[0]
set_property -dict { PACKAGE_PIN T9
                     IOSTANDARD LVCMOS33 } [get_ports { AN[2] }]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
                     IOSTANDARD LVCMOS33 } [get ports { AN[3] }]; #IO L19P T3 A22 15 Sch=an[3]
set property -dict { PACKAGE_PIN J14
set_property -dict { PACKAGE_PIN P14 IOSTANDARD LVCMOS33 } [get_ports { AN[4] }]; #IO_L8N_T1_D12_14 Sch=an[4]
set property -dict { PACKAGE PIN U13 IOSTANDARD LVCMOS33 } [get ports { AN[7] }]; #IO L23N T3 AO2 D18 14 Sch=an[7]
```

Testbench Waveform



Group Video Link

https://youtube.com/shorts/Hg8LshB_WAw

Reflection

This lab provided an excellent opportunity to apply fundamental digital design concepts in a practical, hands-on environment. By integrating slide switches, LEDs, and a multiplexed 7-segment display on the Nexys A7 FPGA board, we gained a deeper understanding of how binary values can be translated into readable formats and effectively displayed using hardware resources. Through simulation and real-time testing, we observed the challenges of timing and synchronization in hardware design, especially when controlling multiple display digits using time-multiplexing. Overall, this lab strengthened our skills in Verilog HDL, FPGA workflows using Vivado, and the implementation of real-world digital systems.

Partner Contribution

Sean Go - code, lab report, video demonstration Ryan Tran - code, lab report