

College of Engineering

California Polytechnic State University, Pomona

ECE3300L

Experiment #5

GROUP K Hoang, Dalton - 016062800 Siu, Andy - 016205137

July 21st, 2025

Introduction:

In this lab, a two-digit Binary-Coded Decimal up/down counter was designed, implemented, and tested on the Nexys A7 FPGA board using Verilog-HDL. This experiment involved building a modular digital system that counts between 00 and 99 in either direction, based on user input, and displays the result on a dual-digit 7-segment display through time multiplexing. Directional control of the counter is managed using BTN1, while BTN0 serves as an active-low reset. A cascaded counter architecture was implemented, where the unit digit triggers the tens digit upon overflow or underflow, ensuring proper carry and borrow behavior during counting.

Design:

Bcd_counter.v: This module implements a tewo diit bcd counter by instantiating two of the dig_select modules or one and tens place. Each tick increments or decrements and generates a unit_roll signal for overflow and another for the tens digit only active when unit roll is active.

```
module bcd counter (
    input wire clk,
    input wire rst n,
   input wire tick,
                            // 1 = up, 0 = down
   input wire dir,
   output wire [3:0] units,
    output wire [3:0] tens
);
   wire unit roll; //carry signal from units to tens
    // generates 'unit roll' when units digit overflows (up) or underflows (down)
    dig select u units (
        .clk(clk), .enable(tick), .dir(dir), .rst n(rst n),
        .value(units), .roll out(unit roll)
    );
    //counts when 'unit roll' is active
    dig select u tens (
        .clk(clk), .enable(unit roll), .dir(dir), .rst n(rst n),
        .value(tens), .roll out()
    );
endmodule
```

Seg7_driver.v: This module displays tens and units bcd digits on a 7 segment display using a 16 bit counter to control which digit is shown and its corresponding segment patterns.

```
module seg7 driver (
    input wire
                      clk,
    input wire
                      rst n,
    input wire [3:0] units,
    input wire [3:0] tens,
    output reg [6:0] SEG,
    output reg [1:0] AN
;);
    //// 16-bit scan counter for display multiplexing
    reg [15:0] scan ctr;
    always @(posedge clk or negedge rst n)
        scan ctr <= !rst n ? 16'd0 : scan ctr + 16'd1;</pre>
    // Use the MSB of scan ctr to toggle between 'tens' and 'units' digits
    wire sel = scan ctr[15];
     // 7-segment lookup table
    function [6:0] seg7(input [3:0] n);
        case (n)
            4'd0: seq7 = 7'b00000001;
            4'd1: seg7 = 7'b10011111;
            4'd2: seg7 = 7'b0010010;
            4'd3: seq7 = 7'b00000110;
            4'd4: seg7 = 7'b1001100;
            4'd5: seq7 = 7'b0100100;
            4'd6: seg7 = 7'b0100000;
            4'd7: seg7 = 7'b00011111;
            4'd8: seg7 = 7'b00000000;
            4'd9: seq7 = 7'b0001100;
            default: seg7 = 7'b11111111;
        endcase
    endfunction
    // // Combinational logic for digit selection and segment output
    always @(*) begin
        if (sel) begin
            SEG = seg7 (tens);
            AN = 2'b01;
        end else begin
            SEG = seg7(units);
            AN = 2'b10;
        end
    end
endmodule
```

Clk_divider.v: This module generates a slower clock. It uses a 32 bit counter and a 5 bit select input to create a variable clock.

```
module clk divider(
      input wire clk,
      input wire rst n,
      input wire [4:0] sw,
      output wire tick
      //32 bit counter, reset to 0 on rst n low
      reg [31:0] ctr;
)
      always @(posedge clk or negedge rst n)
)
          ctr <= !rst_n ? 32'd0 : ctr + 32'd1;
5
      wire [4:0] tap = 5'd31 - sw; //higher 'sw' values = faster tick, lower 'sw' values = slower tick
      //store previous value of ctr(tap)
      reg tap d1;
)
      always @(posedge clk) tap d1 <= ctr[tap];
      assign tick = ctr[tap] & ~tap d1;
   endmodule
```

Top.v: This module integrates the other Verilog source files to create an up/down BCD counter where the switches control the counting speed, the buttons control the reset and counting direction, and the current count is shown on a seven-segment display and LEDs.

```
module top (
   input wire
                CLK, //sys clock input
   input wire [4:0] SW, //5 switches for clock divider control
               BTN1, //counting rising edge
   input wire
                   BTNO, //system reset
   input wire
   output wire [7:0] AN, //anode control for 7 seg
   output wire [6:0] SEG,
   output wire [12:0] LED //13 leds for BCD counter
   wire rst n = ~BTN0;
   reg btn1 d; //button debouncing
   always @(posedge CLK) btn1_d <= BTN1;</pre>
   reg dir;
   always @(posedge CLK or negedge rst n) begin
       if (!rst n) dir <= 1'b1;
                                                  //sets default counting direction to up
       end
   //generates tick input
   wire tick;
   clk divider u tick (
       .clk (CLK), .rst_n(rst_n), .sw(SW), .tick(tick)
   wire [3:0] units, tens;
   bcd counter u counter (
       .clk(CLK), .rst n(rst n), .tick(tick), .dir(dir),
       .units(units), .tens(tens)
   );
```

```
//calls units and tens digit onto 7 seg
seg7_driver u_sevenseg (
        .clk(CLK), .rst_n(rst_n),
        .units(units), .tens(tens),
        .SEG(SEG), .AN(AN[1:0])
);
assign AN[7:2] = 6'b111111;

//led outputs
assign LED[3:0] = units;
assign LED[7:4] = tens;
assign LED[12:8] = {3'b000, SW};
endmodule
```

Dig_select.v: This module defines a single digit bcd counter that increments or decrements its value based on the clock pulse, enable state, and inc or dec input. It also rollovers when reaching 0 or 9.


```
module dig select (
       input wire clk,
       input wire enable,
       input wire dir,
       input wire rst n,
       output reg [3:0] value,
       output reg
                          roll out
   ; (
       // Detect if current value is at maximum (9) or minimum (0)
       wire at max = value == 4'd9;
\supset
       wire at min = value == 4'd0;
          // Sequential logic: counter operation
000
       always @(posedge clk or negedge rst n) begin
            if (!rst n) begin //set value to 0 and clear roll out
                         <= 4'd0;
                roll out <= 1'b0;</pre>
           end else begin //no rollover unless counting triggers it
0000
                roll out <= 1'b0;</pre>
                if (enable) begin
                    if (dir) begin // Counting up
                               = at max ? 4'd0 : value + 4'd1;
                        roll out <= at max;</pre>
                    end else begin // Counting down
)
)
                                 <= at min ? 4'd9 : value - 4'd1;</pre>
                        value
                        roll out <= at min;</pre>
                    end
                end
           end
       end
   endmodule
```

Top_tb.v: This testbench initializes inputs for the top module, simulates a clock, uses a reset, sets the switches for a fast tick, counts up, then toggles the direction by simulating a button pres, and inputs a faster 7 segment display scan.


```
module top_tb();
    reg clk;
    reg rst n;
                                     initial begin
    reg btn1;
                                        // Initialize
    reg [4:0] sw;
                                         rst n = 0;
                                         btn1 = 0;
                                         sw = 5'b11111; // Fastest tick for testbench
    wire [6:0] seq;
    wire [7:0] an;
    wire [12:0] led;
                                         rst_n = 1;
                                         // Run for some time counting up
    // Instantiate DUT
                                         #50000;
    top uut (
        .CLK(clk),
                                         // Toggle direction (simulate BTN1 press)
        .SW(sw),
                                         btn1 = 1; #10; btn1 = 0;
        .BTN1 (btn1),
                                         #50000;
        .BTN0(rst n),
        .AN(an),
                                         $stop;
        .SEG(seg),
        .LED(led)
                                      // Speed up display scan for simulation ONLY
    );
                                        force uut.u_sevenseg.scan_ctr[15] = uut.u_sevenseg.scan_ctr[3];
    // Generate 100 MHz clock
    initial clk = 0;
    always #5 clk = ~clk;
                                endmodule
```

Simulation:

This waveform shows the behavior of the BCD up/down counter from an initial reset. When the reset is released and a fast SW input of all ones is applied, the counter starts. The outputs change in response to the counter's correct operation, confirming the intended inputs and outputs.



Implementation:



Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power:

Design Power Budget:

Process:

Power Budget Margin:

Junction Temperature:

0.113 W

Not Specified

typical

N/A

25.5°C

14%	D				
, , ,	Dynamic:	0.	016 W	(14	%) —
		Clocks:	0.002	W	(10%)
		Signals:	<0.001	W	(2%)
86%	87%	Logic:	<0.001	W	(1%)
		I/O:	0.014	W	(87%)

Report Cell Usage:

_		_
+	-+	-++
1	Cell	Count
+	-+	-++
1	BUFG	1
12	CARRY4	8
13	LUT1	4
4	LUT3	3
15	LUT5	8
6	LUT6	16
7	MUXF7	4
8	MUXF8	2
19	FDRE	46
10	IBUF	8
11	OBUF	24
+	-+	-++

Video Link: https://www.youtube.com/shorts/78EFA4HC9S0

Contributions:

Andy Siu: 50% bcdcounter, clk_divider, top, implementation, report

Dalton Hoang: 50% dig_select, seg7_driver, testbench, simulation, demo, report