ECE 3300L.01 - Lab 3

16x1 Multiplexer Using Nested 2x1 MUXes with Debounced Toggle Select Control

Professor Mohamed Aly
Group Q: Kevin Tang(015429622) &
Jared Mocling(015215057)

July 2nd, 2025

Objective: In this lab, you will design a 16-to-1 multiplexer (MUX16x1) using gate-level 2x1 multiplexers in Verilog. You will control the MUX using the push buttons on the Nexys A7 board, which must behave like switches using toggle logic. This requires implementing a debouncing system and a toggle flip-flop for each select bit. The output of the multiplexer will be shown on LED0, while the inputs will be fed from the 16 switches (SW[15:0])

Code

2x1 Mux Module:

```
module mux2xl (
input a, b,
input sel,
output y

input sel,
i
```

Here is our 2x1 module. This module addresses the inputs and outputs of the 2x1 module

16x1 Mux Module:

Using our 2x1 mux module, we create our 16x1 mux by running for-loops for each level of the mux.

Debounce Module:

```
1  module debounce (
 2
         input clk,
 3
         input btn in,
 4
         output reg btn clean
 5
    );
 6
         reg [2:0] shift reg;
 7
 8 🗇
        always @(posedge clk) begin
 9 :
              shift_reg <= {shift_reg[1:0], btn_in};</pre>
10 🗇
              if (shift_reg == 3'blll) btn_clean <= 1;
11 🗀
              else if (shift_reg == 3'b000) btn_clean <= 0;
12 🗀
         end
13  endmodule
```

Our debounce module is created so that the signal of the button can get a clear number and to get this clean signal btn_clean = 1 when the input signal is at 1111

Toggle Switch Module:

```
1  module toggle_switch (
       input clk,
        input rst,
        input btn_raw,
        output reg state
6
    );
        wire btn_clean;
8
        reg btn_prev;
9
10
       debounce db (.clk(clk), .btn_in(btn_raw), .btn_clean(btn_clean));
12 🖯
      always @(posedge clk) begin
13 🖨
         if (rst) begin
14
               state <= 0:
15
               btn_prev <= 0;
          end else begin
16 🚍
17 🖨
              if (btn_clean && !btn_prev)
18 🖨
                   state <= ~state;
19
               btn_prev <= btn_clean;</pre>
20 🖨
           end
22 endmodule
```

Here the toggle switch module uses the debounce module to make sure that one switch is the only trigger. This uses if-else statements to make sure that the toggle on or off is based on which switch is selected.

Top-Level Module:


```
module top_mux_lab3 (
  input clk,
  input rst,
  input [15:0] SW,
  input btnU, btnD, btnL, btnR,
  output LED0
);
  wire [3:0] sel;


  toggle_switch t0 (.clk(clk), .rst(rst), .btn_raw(btnD), .state(sel[0]));
  toggle_switch t1 (.clk(clk), .rst(rst), .btn_raw(btnR), .state(sel[1]));
  toggle_switch t2 (.clk(clk), .rst(rst), .btn_raw(btnL), .state(sel[2]));
  toggle_switch t3 (.clk(clk), .rst(rst), .btn_raw(btnU), .state(sel[3]));


  muxl6xl mux (.in(SW), .sel(sel), .out(LED0));
endmodule
```

Here this combines all of our modules by using our toggle switch module to verify if the button that is selected is the same as the input lines.


Utilization Table:







Simulation Table



```
module mux16x1_tb;
 reg [15:0] in;
 reg [3:0] sel;
 wire out;
 mux16x1 uut (
    .in(in),
   .sel(sel),
    .out(out)
 );
  initial begin
     in = 16'b1010 0101 1010 1100;
      for (sel = 0; sel < 16; sel = sel + 1) begin
          $display("sel=%d, out=%b", sel, out);
        end
      $finish;
  end
endmodule
```

This testbench tests the 16x1 multiplexor module. We imputed a 16-bit value (1010 0101 1010 1100) and ran bits 0-15 for the sel values. The goal was to test the inputs.

Contributions:

Kevin Tang (50%) - board demo, compiled code Jared Mocling (50%)-, test bench code, Synthesis reports We both worked on the lab report together.