ECE 3300 Lab 1 Switch – LED Interface Dr. Mohamed Aly

Group M

David Campos

Mykhailo Hrabynskyi

Objective

The objective of Lab 1 is to design and implement a Verilog module on the Digilent Nexys A7-100T FPGA that maps 16 switches directly to 16 LEDs, with each LED reflecting the state of its corresponding switch. This lab introduces students to fundamental concepts in hardware description language (HDL), including writing Verilog code, using constraint files for proper I/O pin assignments, and performing synthesis and programming using Vivado.

Hardware components

```
Headline: Hardware: Nexys A7-100T Kit

Text:

- Artix-7 FPGA with 16 user switches and 16 LEDs.

- Digilent part #410-292 (available on Digi-Key).

- Use the provided XDC template to match sw[i] → SWITCH pins and led[i] → LED pins.
```

Verilog code

```
module gateLED(
input [15:0] sw,
output [15:0] led
);
assign led=sw;
endmodule
```

Constraints Mapping

XDC


```
set property -dict { PACKAGE PIN J15 IOSTANDARD LVCMOS33 }
[get ports { sw[0] }]; #IO L24N T3 RS0 15 Sch=sw[0]
set property -dict { PACKAGE PIN L16 IOSTANDARD LVCMOS33 }
[get ports { sw[1] }]; #IO L3N T0 DQS EMCCLK 14 Sch=sw[1]
set property -dict { PACKAGE PIN M13 IOSTANDARD LVCMOS33 }
[get ports { sw[2] }]; #IO L6N T0 D08 VREF 14 Sch=sw[2]
set property -dict { PACKAGE PIN R15 IOSTANDARD LVCMOS33 }
[get ports { sw[3] }]; #IO L13N T2 MRCC 14 Sch=sw[3]
set property -dict { PACKAGE PIN R17 IOSTANDARD LVCMOS33 }
[get ports { sw[4] }]; #IO L12N T1 MRCC 14 Sch=sw[4]
set property -dict { PACKAGE PIN T18 IOSTANDARD LVCMOS33 }
[get ports { sw[5] }]; #IO L7N T1 D10 14 Sch=sw[5]
set property -dict { PACKAGE PIN U18 IOSTANDARD LVCMOS33 }
[get ports { sw[6] }]; #IO L17N T2 A13 D29 14 Sch=sw[6]
set property -dict { PACKAGE PIN R13 IOSTANDARD LVCMOS33 }
[get ports { sw[7] }]; #IO L5N T0 D07 14 Sch=sw[7]
[get ports { sw[8] }]; #IO L24N T3 34 Sch=sw[8]
set property -dict { PACKAGE PIN U8 IOSTANDARD LVCMOS18 }
[get ports { sw[9] }]; #IO 25 34 Sch=sw[9]
set property -dict { PACKAGE PIN R16 IOSTANDARD LVCMOS33 }
[get ports { sw[10] }]; #IO L15P T2 DQS RDWR B 14 Sch=sw[10]
set property -dict { PACKAGE PIN T13 IOSTANDARD LVCMOS33 }
[get ports { sw[11] }]; #IO L23P T3 A03 D19 14 Sch=sw[11]
```

```
set property -dict { PACKAGE PIN H6 IOSTANDARD LVCMOS33 }
[get ports { sw[12] }]; #IO L24P T3 35 Sch=sw[12]
set property -dict { PACKAGE PIN U12 IOSTANDARD LVCMOS33 }
[get_ports { sw[13] }]; #IO_L20P_T3_A08_D24_14 Sch=sw[13]
set_property -dict { PACKAGE_PIN U11 IOSTANDARD LVCMOS33 }
[get ports { sw[14] }]; #IO L19N T3 A09 D25 VREF 14 Sch=sw[14]
set property -dict { PACKAGE PIN V10 IOSTANDARD LVCMOS33 }
[get ports { sw[15] }]; #IO L21P T3 DQS 14 Sch=sw[15]
## LEDs
set property -dict { PACKAGE PIN H17 IOSTANDARD LVCMOS33 }
[get ports { led[0] }]; #IO L18P T2 A24 15 Sch=led[0]
set property -dict { PACKAGE PIN K15 IOSTANDARD LVCMOS33 }
[get_ports { led[1] }]; #IO_L24P_T3_RS1_15 Sch=led[1]
set property -dict { PACKAGE PIN J13 IOSTANDARD LVCMOS33 }
[get ports { led[2] }]; #IO L17N T2 A25 15 Sch=led[2]
set property -dict { PACKAGE PIN N14 IOSTANDARD LVCMOS33 }
[get_ports { led[3] }]; #IO_L8P_T1_D11_14 Sch=led[3]
set property -dict { PACKAGE PIN R18 IOSTANDARD LVCMOS33 }
[get_ports { led[4] }]; #IO_L7P_T1_D09_14 Sch=led[4]
set property -dict { PACKAGE PIN V17 IOSTANDARD LVCMOS33 }
[get ports { led[5] }]; #IO L18N T2 A11 D27 14 Sch=led[5]
set property -dict { PACKAGE PIN U17 IOSTANDARD LVCMOS33 }
[get ports { led[6] }]; #IO L17P T2 A14 D30 14 Sch=led[6]
set property -dict { PACKAGE PIN U16 IOSTANDARD LVCMOS33 }
[get ports { led[7] }]; #IO L18P T2 A12 D28 14 Sch=led[7]
[get ports { led[8] }]; #IO L16N T2 A15 D31 14 Sch=led[8]
```

```
set_property -dict { PACKAGE_PIN T15 IOSTANDARD LVCMOS33 } [get_ports { led[9] }]; #IO_L14N_T2_SRCC_14 Sch=led[9] set_property -dict { PACKAGE_PIN U14 IOSTANDARD LVCMOS33 } [get_ports { led[10] }]; #IO_L22P_T3_A05_D21_14 Sch=led[10] set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCMOS33 } [get_ports { led[11] }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=led[11] set_property -dict { PACKAGE_PIN V15 IOSTANDARD LVCMOS33 } [get_ports { led[12] }]; #IO_L16P_T2_CSI_B_14 Sch=led[12] set_property -dict { PACKAGE_PIN V14 IOSTANDARD LVCMOS33 } [get_ports { led[13] }]; #IO_L22N_T3_A04_D20_14 Sch=led[13] set_property -dict { PACKAGE_PIN V12 IOSTANDARD LVCMOS33 } [get_ports { led[14] }]; #IO_L20N_T3_A07_D23_14 Sch=led[14] set_property -dict { PACKAGE_PIN V11 IOSTANDARD LVCMOS33 } [get_ports { led[14] }]; #IO_L21N_T3_DQS_A06_D22_14 Sch=led[15]
```

Synthesis/Implementation

implementation



Schematic



Reflection

Lab 1 was a valuable introduction to working with FPGAs and HDL, allowing us to apply theoretical knowledge to real hardware by successfully connecting switches to LEDs using Verilog and XDC files.

Group Video

https://www.youtube.com/shorts/XJxoZk03LSo