ECE3300L

Lab 2

By Justin Wong, Hector Garibay

Summer 2025

Report Date: June 25, 2025

Objective

We will design, simulate, and implement a 4-to-16 decoder with an enable input. When enabled, exactly one of 16 outputs goes HIGH based on the 4-bit input; when disabled, all outputs are LOW.

Verilog Code:

Behavioral Code:

Gate-Level Code:


```
module decoder4x16 behav (
                                                                   module decoder4x16 gate (
                                                                      input wire [3:0] A, // A[3] -> A[0] from SW3 -> SW0
input wire E, // Enable from SW4
output wire [15:0] Y // outputs to LD15 -> LD0
  input wire [3:0] A,
    input wire
    output reg [15:0] Y
                                                                   // block enables
// [GREEN] reset outputs every combinational evaluation
                                                                   wire en_low = E & ~A[3]; // select Y[7:0]
always @(*) begin
                                                                   wire en_high = E & A[3]; // select Y[15:8]
   Y = 16'b0:
                                                                   // instantiate two 3-to-8 decoders
    // [BLUE] decode only when enabled
                                                                   dec3to8_gate low_block (.a(A[2:0]), .en(en_low), .y(Y[7:0])
    if (E) begin
                                                                   \label{lem:dec3to8_gate high_block} $$ (.a(A[2:0]), .en(en_high), .y(Y[15:8]) $$
        // [ORANGE] mapping a to y[i]
        case (A)
                                                                   endmodule
            4'b0000: Y = 16'b0000_0000_0000_0001; // Y0
            4'b0001: Y = 16'b0000_0000_0000_0010; // Y1
            4'b0010: Y = 16'b0000_0000_0000_0100; // Y2
            4'b0011: Y = 16'b0000_0000_0000_1000; // Y3
                                                                   // 3-to-8 decoder gate implementationn
            4'b0100: Y = 16'b0000_0000_0001_0000; // Y4
            4'b0101: Y = 16'b0000_0000_0010_0000; // Y5
                                                                   module dec3to8_gate (
            4'b0110: Y = 16'b0000_0000_0100_0000; // Y6
                                                                   input wire [2:0] a,
            4'b0111: Y = 16'b0000_0000_1000_0000; // Y7
                                                                      input wire
            4'b1000: Y = 16'b0000_0001_0000_0000; // Y8
                                                                      output wire [7:0] y
            4'b1001: Y = 16'b0000_0010_0000_0000; // Y9
            4'b1010: Y = 16'b0000_0100_0000_0000; // Y10
                                                                  /* assign outputs based on enable and inputs.*/
            4'b1011: Y = 16'b0000_1000_0000_0000; // Y11
                                                                  assign y[0] = en & ~a[2] & ~a[1] & ~a[0];
            4'b1100: Y = 16'b0001_0000_0000_0000; // Y12
                                                                  assign y[1] = en \epsilon \sim a[2] \epsilon \sim a[1] \epsilon a[0];
            4'b1101: Y = 16'b0010_0000_0000_0000; // Y13
                                                                 assign y[2] = en \epsilon \sim a[2] \epsilon a[1] \epsilon \sim a[0];
            4'b1110: Y = 16'b0100_0000_0000_0000; // Y14
                                                                  assign y[3] = en & ~a[2] & a[1] & a[0];
            4'b1111: Y = 16'b1000_0000_0000; // Y15
                                                                   assign y[4] = en \& a[2] \& \sim a[1] \& \sim a[0];
            default: Y = 16'b0;
                                                                   assign y[5] = en \epsilon a[2] \epsilon \sim a[1] \epsilon a[0];
        endcase
                                                                   assign y[6] = en & a[2] & a[1] & ~a[0];
    end
                                                                   assign y[7] = en & a[2] & a[1] & a[0];
end
                                                                   endmodule
endmodule
```

Simulation:

Test bench Code

```
wire [15:0] Y;
9
10
11
12
13
14
           decoder4x16_behav test(.A(A), .E(E), .Y(Y)); // instantiating with
           integer i;
           initial begin
16
17
              // Check that outputs stay LOW when disabled
      00000
              E = 1'b0;
A = 4'b0000;
19
20
21
              #10;
               if (Y !== 16'b0) $fatal(1, "FAIL: Y not zero when E=0"); // if 1
$display("PASS: E=0 forces Y=0");
               //all 16 input patterns with enable HIGH
// looping through possible input values for (i = 0; i < 16; i = i + 1) begin
                ror (1 = 0; i < 16; i = i + 1) begin
A = i[3:0];
#10; // 10 unit delay
if (Y !== (16'bl << i)) // checking if output Y is not equal
    //if not, print error</pre>
                             "FAIL: A=80h expected=8016b got=8016b",
A, (16'b1 << i), Y
33
34
36 🖨
37 :
38 :
              $display("PASS: All 16 combinations decoded correctly");
               // display message that all tests passed
                $display("\nALL TESTS PASSED\n");
```

Waveform sample



Implementation:

Utilization Table:

Resource	Utilization	Available	Utilization %
LUT	8	63400	0.01
Ю	21	210	10.00

Timing Summary

Design Timing Summary

etup		Hold	
Worst Negative Slack (WNS):	inf	Worst Hold Slack (WHS):	inf
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	16	Total Number of Endpoints:	16

Video:

https://youtu.be/CyE5YjkD8ik

Reflection:

In this lab, we developed a Verilog module for the Nexys A7 100T Board. The

goal of this lab was to create a 4-16 decoder with an enable switch. This was

accomplished by creating a Verilog module. We simulated our code using a separate

testbench that we created. When the enable is LOW, all LEDS should be turned off,

when the enable is HIGH, a single LED will turn on. The combination of the four

switches on the board represents a number in binary. LEDs 2-16 are used to represent

a 4-bit number.

Contributions:

Justin Wong: XDC, decoder4x16, behavioral code, testbench code, report. 50% for all. Hector Garibay: XDC, decoder4x16, behavioral code, testbench code, report. 50% for all.