# 16x1 Multiplexer Using Nested 2x1 MUXes with Debounced Toggle Select Control

### 3300L

Dia Agrawal and Robert Lainez Torres

# **Design Code**

## 2x1 Gate Level Mux design

```
module mux2x1 (

input a, b,

input sel,

output y
);

wire nsel, al, bl;

not (nsel, sel);
and (al, a, nsel);
and (bl, b, sel);
or (y, al, bl);

endmodule
```

This module implements a basic 2-to-1 multiplexer using logic gates. It selects input a when sel is 0 and input b when sel is 1.

## 16x1 Mux implementation using 2x1 Muxes

```
module mux16x1 (
                input [15:0] in,
                input [3:0] sel,
                output out
wire [7:0] level1:
wire [3:0] level2:
wire [1:0] level3;
genvar i;
generate
    for (i = 0; i < 8; i = i + 1)
        mux2xl ml (.a(in[2*i]), .b(in[2*i+1]), .sel(sel[0]), .y(levell[i]));
    for (i = 0; i < 4; i = i + 1)
        mux2x1 m2 (.a(level1[2*i]), .b(level1[2*i+1]), .sel(sel[1]), .y(level2[i]));
    for (i = 0; i < 2; i = i + 1)
        mux2x1 m3 (.a(level2[2*i]), .b(level2[2*i+1]), .sel(sel[2]), .y(level3[i]));
    mux2x1 m4 (.a(level3[0]), .b(level3[1]), .sel(sel[3]), .y(out));
endgenerate
endmodule
```

This module constructs a 16-to-1 multiplexer by hierarchically connecting multiple mux2x1 modules. The first layer uses 8 muxes to reduce 16 inputs to 8 using sel[0]. The second layer reduces 8 to 4 using sel[1], the third reduces 4 to 2 using sel[2], and the final mux selects the output using sel[3]. This layered approach enables selection of one out of 16 inputs using only 2x1 muxes.

#### **Debounce code for button**

This module filters out mechanical noise from a button input using a 3-bit shift register. When all three sampled bits are 1, btn\_clean is set to 1; when all are 0, it's set to 0, helping detect only stable button presses/releases.

# Toggle switch code using debounce code

```
module toggle_switch (
                    input clk,
                    input rst,
                    input btn raw,
                    output reg state
wire btn clean;
reg btn_prev;
debounce db (.clk(clk), .btn_in(btn_raw), .btn_clean(btn_clean));
always @(posedge clk)
    begin
        if (rst)
        begin
            state <= 0;
            btn prev <= 0;
        end
        else
        begin
            if (btn_clean && !btn_prev)
            state <= ~state;
            btn_prev <= btn_clean;
        end
    end
endmodule
```

This module uses the debounce module to clean the button input (btn\_raw). It then toggles the output state on each rising edge of the debounced button signal. A register btn\_prev stores the previous clean state to detect rising edges. On reset, state and btn prev are cleared to 0.

#### Constraint file

```
set_property -dict { PACKAGE PIN J15
                                                        IOSTANDARD LVCMOS33 } [get_ports { SW[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
                                                                                                         SW[1] }]; #IO L3N TO DQS EMCCLK 14 Sch=sw[1]
SW[2] }]; #IO L6N TO D08 VREF 14 Sch=sw[2]
set_property -dict { PACKAGE_PIN L16
                                                                                       [get_ports {
                                                        IOSTANDARD LVCMOS33 }
set_property -dict { PACKAGE_PIN M13
                                                        IOSTANDARD LVCMOS33 }
                                                                                        [get_ports {
                                                                                                         SW[2] }]; #10 LON TO DOB_UNEF 14 SCN=SW[2]
SW[3] }]; #10 L13N T2 MRCC 14 Sch=SW[3]
SW[4] }]; #10 L12N T1 MRCC 14 Sch=SW[5]
SW[5] }]; #10 L7N T1 D10 14 Sch=SW[5]
SW[6] }]; #10 L7N T2 A13 D29 14 Sch=SW[6]
SW[7] }]; #10 L5N T0 D07 14 Sch=SW[7]
SW[7] }]; #10 L5N T0 D07 14 Sch=SW[7]
SW[8] }]; #10 L24N T3 34 Sch=SW[8]
set_property -dict { PACKAGE_PIN R15
                                                        IOSTANDARD LVCMOS33 }
                                                                                        [get_ports {
set_property -dict { PACKAGE_PIN R17
                                                        IOSTANDARD LVCMOS33 }
                                                                                        [get ports {
set_property -dict { PACKAGE_PIN T18
                                                        IOSTANDARD LVCMOS33 }
                                                                                        [get_ports {
set_property -dict { PACKAGE_PIN_UI8
set_property -dict { PACKAGE_PIN_R13
set_property -dict { PACKAGE_PIN_R13
                                                        TOSTANDARD L VCMOS33 }
                                                                                        [get_ports {
                                                        IOSTANDARD LVCMOS33 }
                                                                                        [get ports {
                                                        IOSTANDARD LVCMOS33 }
                                                                                        [get ports {
set_property -dict { PACKAGE_PIN T8
                                                        IOSTANDARD LVCMOS18 }
                                                                                        [get_ports {
set_property -dict {
                             PACKAGE PIN U8
                                                        IOSTANDARD LVCMOS18 }
                                                                                        [get_ports {
                                                                                                          SW[9] }]; #IO_25_34 Sch=sw[9]
                                                                                       [get_ports { SW[10] }]; #10_23_34 Sch=sW[9]

[get_ports { SW[10] }]; #10_15P_72_DQS_RDWR_B_14 Sch=sw[10]

[get_ports { SW[11] }]; #10_123P_73_A03_D19_14 Sch=sw[11]

[get_ports { SW[12] }]; #10_124P_73_35 Sch=sw[12]

[get_ports { SW[13] }]; #10_120P_73_A08_D24_14 Sch=sw[13]

[get_ports { SW[14] }]; #10_119N_73_A09_D25_VREF_14 Sch=sw[14]
set_property -dict { PACKAGE_PIN R16
                                                        IOSTANDARD LVCMOS33 }
set_property -dict { PACKAGE_PIN Tl3
                                                        TOSTANDARD L VCMOS33 }
set_property -dict { PACKAGE_PIN H6
set_property -dict { PACKAGE_PIN U12
set_property -dict { PACKAGE_PIN U11
                                                        TOSTANDARD | VCMOS33 }
                                                        IOSTANDARD LVCMOS33 }
                                                        IOSTANDARD LVCMOS33 }
set_property -dict { PACKAGE_PIN V10
                                                        IOSTANDARD LVCMOS33 } [get_ports { SW[15] }]; #IO_L21P_T3_DQS_14 Sch=sw[15]
set_property -dict { PACKAGE_PIN H17
                                                        IOSTANDARD LVCMOS33 } [get_ports { LED0 }]; #IO_L18P_T2_A24_15 Sch=led[0]
set_property -dict { PACKAGE PIN N17
                                                        IOSTANDARD LVCMOS33 } [get_ports { rst }]; #IO_L9P_T1_DQS_14 Sch=btnc
                                                        TOSTANDARD LVCMOS33 } [get_ports { btnl }]; #IO_L12P_TI_MRCC_14 Sch=btnl
IOSTANDARD LVCMOS33 } [get_ports { btnl }]; #IO_L12P_TI_MRCC_14 Sch=btnl
IOSTANDARD LVCMOS33 } [get_ports { btnl }]; #IO_L10N_TI_D15_14 Sch=btnl
set_property -dict { PACKAGE_PIN M18
set_property -dict { PACKAGE_PIN P17
set_property -dict { PACKAGE_PIN M17
set_property -dict { PACKAGE_PIN P18
                                                        IOSTANDARD LVCMOS33 } [get_ports { btnD }]; #IO_L9N_T1_DQS_D13_14 Sch=btnd
```

Our constraint files declare all the switches and buttons as well as one LED for output. Testbench Code

```
'timescale lns / lps
module mux16x1 tb;
  reg [15:0] in;
  req [3:0] sel;
  wire out;
  mux16x1 uut (
    .in(in),
    .sel(sel),
    .out(out)
  ):
  initial begin
   in = 16'b0000111100001111;
    $display("---- Testing pattern: 0000111100001111 ----");
   for (integer i = 0; i < 16; i = i + 1) begin
      sel = i;
      #10;
      $display("sel=%b , output = %b, expected output = %b", sel, out, in[i]);
   in = 16'b0101010101010101;
   $display("---- Testing pattern: 0101010101010101 ----");
   for (integer i = 0; i < 16; i = i + 1) begin
      sel = i;
     #10;
      $display("sel=%b , output = %b, expected_output = %b", sel, out, in[i]);
    in = 16'bl001100110011001;
    $display("---- Testing pattern: 1001100110011001 ----");
   for (integer i = 0; i < 16; i = i + 1) begin
      sel = i;
      #10:
      $display("sel=%b , output = %b, expected output = %b", sel, out, in[i]);
    end
   $finish:
  end
endmodule
```


This testbench checks if the 16x1 multiplexer works correctly. It runs three different input patterns and, for each one, cycles through all 16 select values from 0 to 15. For each value of sel, it waits a short time, then prints out what the sel value is, what the multiplexer outputs, and what the correct expected output should be. This helps confirm that the mux is selecting the right input bit. After all tests are done, the simulation ends.

#### **Behavioral Simulation**



This waveform shows the actual behavior of the 16x1 multiplexer over time. As the sel value changes from 0 to 15, the out signal correctly reflects the corresponding input bit from in. It confirms the logic is working as expected.

## **TCL Console for verification**



The console prints out each test case. It displays the select value, the actual output, and what the expected output should be. From the logs, you can see that the mux output always matches the expected value, proving correctness for all three test patterns

# **Utilization Report**

Resource	Utilization	Available	Utilization %
LUT	12	63400	0.02
FF	24	126800	0.02
10	23	210	10.95

This report shows that the design uses very minimal hardware resources — only 12 look-up tables (LUTs), 24 flip-flops (FFs), and 23 input/output pins (IOs), which is a tiny fraction of what's available on the FPGA. So, the design is both correct and efficient.

**Partner Contribution Section:** We both uploaded all the design code on our own and worked on the test bench together. Robert worked on gathering all the simulation, verification, and report summaries while I worked on downloading it to the board and presenting it.