

ECE 3300L

Lab Report #7

Group A

Edwin Estrada (#015897050)

Michelle Lau (#016027427)

August 6, 2025

Design

Fixed Clock Divider

```
23 | module clock_divider_fixed #(parameter DIV_VALUE = 27'd50_000_000) (  
24 |     input clk,  
25 |     output reg clk_out  
26 | );  
27 |  
28 |     reg [26:0] cnt;  
29 |  
30 |     initial begin  
31 |         cnt = 27'd0;  
32 |         clk_out = 0;  
33 |     end  
34 |  
35 |     always @(posedge clk) begin  
36 |         if (cnt == DIV_VALUE) begin  
37 |             cnt <= 0;  
38 |             clk_out <= ~clk_out;  
39 |         end  
40 |         else cnt <= cnt + 1;  
41 |     end  
42 | endmodule
```

This module divides the base 100Mhz clock speed provided by the board. Included is a parameter to reuse the module to set different clock speeds. The default parameter value is set so the resulting clock is 1Hz, but the module is used to create 2Mhz and 1kHz clocks for this lab.

Debounce Toggle Button

```

23 module debounce_toggle(
24     input btn_raw,
25     input clk,
26     output reg btn_toggle
27 );
28
29     reg [2:0] shift_reg;
30     reg prevOn;
31
32     initial begin
33         shift_reg = 3'b000;
34         prevOn = 0;
35         btn_toggle = 0;
36     end
37
38     always @(posedge clk) begin
39         shift_reg <= {shift_reg[1:0], btn_raw};
40         if (shift_reg == 3'b111 && !prevOn) begin
41             btn_toggle <= ~btn_toggle;
42             prevOn <= 1;
43         end
44         else if (shift_reg == 3'b000) prevOn <= 0;
45     end
46
47 endmodule

```

This module has two functions: Address button debouncing and making state toggles when its respective buttons are pressed, rather than the state depending on the state of the button.

SHAMT Counter

```

23 module shamt_counter(
24     input clk, increaseButton,
25     output reg [1:0] shamt
26 );
27
28     initial shamt = 2'd0;
29
30     always @(posedge clk) begin
31         if(increaseButton) shamt <= shamt + 1;
32     end
33 endmodule

```

Since more input methods are needed, we have a state saved in memory that increments when the center button is held and the 2Hz clock is positive edge triggered. The state switches between the 4 possible states of the upper two bits of shamt, resetting to 0 after being on the third state.

16-bit Barrel Shifter

```
23 module barrel_shifter16(  
24     input [15:0] data_in,  
25     input [3:0] shamt,  
26     input dir,  
27     input rotate,  
28     output [15:0] data_out  
29 );  
30  
31 wire [15:0] stage [0:4]; // stage[0] = input, stage[4] = final result  
32 assign stage[0] = data_in;  
33  
34 genvar s, i;  
35 generate  
36     for (s = 0; s < 4; s = s + 1) begin : shift_stages  
37         localparam integer shift_val = (1 << s);  
38         for (i = 0; i < 16; i = i + 1) begin : mux_per_bit  
39             wire [15:0] curr = stage[s];  
40  
41             // Compute the shifted index depending on direction  
42             wire [4:0] left_idx = (i >= shift_val) ? (i - shift_val) : (16 + i - shift_val);  
43             wire [4:0] right_idx = (i + shift_val) % 16;  
44  
45             wire use_left = ~dir;  
46             wire [4:0] shift_idx = use_left ? left_idx : right_idx;  
47  
48             wire out_of_bounds = (use_left && i < shift_val) || (dir && (i + shift_val >= 16));  
49             wire bit_val = rotate ? curr[shift_idx] :  
50                 (out_of_bounds ? 1'b0 : curr[shift_idx]);  
51  
52             assign stage[s+1][i] = shamt[s] ? bit_val : curr[i];  
53  
54             assign stage[s+1][i] = shamt[s] ? bit_val : curr[i];  
55         end  
56     end  
57 endgenerate  
58 assign data_out = stage[4];  
59  
60 endmodule
```

The barrel shifter has 4 stages. Stage 1 shifts the 16-bit word by 1 bit, 2 by 2 bits, 3 by 4 bits, and 4 by 8 bits. If bit 0 isn't on for example, then stage 1 results in the same word. Right and left shifts are calculated while accounting for logical and rotating shifts, handling cases where data is out of bounds. Finally, we assign the resulting 16-bit word to its resulting stage, where the final output is stored in stage[4].

Seg7 Scan

```

23 module seg7_scan8(
24     input clk,
25     input [15:0] data,
26     output reg [7:0] AN,
27     output [6:0] Cnode
28 );
29
30     reg [1:0] refresh_tick = 2'd0;
31     reg [3:0] digit = 4'd0;
32
33     hex_to_7seg convert(digit, Cnode);
34
35     always @(posedge clk) begin
36         refresh_tick <= refresh_tick + 1;
37
38         case (refresh_tick)
39             2'b00: begin
40                 AN <= 8'b11111110;
41                 digit <= data[3:0];
42             end
43             2'b01: begin
44                 AN <= 8'b11111101;
45                 digit <= data[7:4];
46             end
47             2'b10: begin
48                 AN <= 8'b11111011;
49                 digit <= data[11:8];
50             end
51             2'b11: begin
52                 AN <= 8'b11110111;
53
54                 digit <= data[15:12];
55             end
56             default: begin
57                 AN <= 8'b11111111;
58                 digit <= 4'd0;
59             end
60         endcase
61     end
62 endmodule

```

This is a typical seg 7 scan, basically the same with what we have been doing for the last couple of labs. The difference now is the base clock is removed with a 1kHz clock and the hex to 7seg decoder is moved to its own module for readability.

Hex to 7 Seg Decoder

```

23 module hex_to_7seg(
24     input [3:0] hex,
25     output reg [6:0] Cnode
26 );
27
28     always @(hex) begin
29         case (hex)
30             4'd0: Cnode=7'b0000001; 4'd1: Cnode=7'b1001111; 4'd2: Cnode=7'b0010010;
31             4'd3: Cnode=7'b0000110; 4'd4: Cnode=7'b1001100; 4'd5: Cnode=7'b0100100;
32             4'd6: Cnode=7'b0100000; 4'd7: Cnode=7'b0001111; 4'd8: Cnode=7'b0000000;
33             4'd9: Cnode=7'b0001100; 4'd10: Cnode=7'b0001000; 4'd11: Cnode=7'b1100000;
34             4'd12: Cnode=7'b0110001; 4'd13: Cnode=7'b1000010; 4'd14: Cnode=7'b0110000;
35             4'd15: Cnode=7'b0111000; default: Cnode=7'b1111111;
36         endcase
37     end
38
39 endmodule

```

As mentioned before, the Hex to 7seg decoder is placed in its own module to improve readability in the code. It's the same as other implementations in previous labs. This is used in the seven seg driver module to print the digit on the used places on the seven seg display.

High Level Implementation

```


28 module top_lab7(
29     input CLK, BTNC, BTNU, BTND, BTNL, BTNR,
30     input [15:0] SW,
31     output [5:0] LED,
32     output [7:0] AN,
33     output [6:0] SEG
34 );
35
36 wire BTNUtoggle, BTNDtoggle, BTNLtoggle, BTNRtoggle;
37 wire [1:0] shamt;
38 wire [15:0] outputData;
39
40 clock_divider_fixed #(.DIV_VALUE(27'd50_000)) scanClk(CLK, clk_1kHz);
41 clock_divider_fixed #(.DIV_VALUE(27'd100_000_000)) shamtClk(CLK, clk_2Hz);
42
43 debounce_toggle togU(BTNU, clk_1kHz, BTNUtoggle);
44 debounce_toggle togD(BTND, clk_1kHz, BTNDtoggle);
45 debounce_toggle togL(BTNL, clk_1kHz, BTNLtoggle);
46 debounce_toggle togR(BTNR, clk_1kHz, BTNRtoggle);
47
48 shamt_counter cnt(clk_2Hz, BTNC, shamt);
49
50 barrel_shifter16 shifter(SW, {shamt, BTNUtoggle, BTNDtoggle}, BTNLtoggle, BTNRtoggle, outputData);
51
52 seg7_scan8 scan(clk_1kHz, outputData, AN, SEG);
53
54 assign LED = {BTNLtoggle, BTNRtoggle, shamt, BTNDtoggle, BTNUtoggle};
55
56
57 endmodule

```

This is the high level implementation, where the 1kHz and 2Hz clocks are made and the buttons' debouncing issues are handled while giving them toggle states. Additionally, the output from the 16-bit barrel shifter goes into the seg 7 scan module to be displayed on the board. Finally, debug LED's are implemented to make sure we know what buttons are toggled, as well as the current state of shamt.


Simulation Waveform

Seg7_Scan8



When data = fefe:


1. When AN = 0, Cnode represents E
2. When AN = 1, Cnode represents F
3. When AN = 2, Cnode represents E
4. When AN = 3, Cnode represents F




When data = 0808:

1. When AN = 0, Cnode represents 8
2. When AN = 1, Cnode represents 0
3. When AN = 2, Cnode represents 8
4. When AN = 3, Cnode represents 0


Debounce Toggle Button



When the button is held for one or two positive clock edge triggers, the btn_toggle variable stays low. It's only when btn_raw is high for 3 clock positive edge triggers that the btn_toggle variable goes high.




When btn_toggle is high, if we don't let btn_raw stay low for at least 3 clock positive edge triggers, btn_toggle will remain low




When btn_raw is left low long enough, it can be put high for long enough again to finally put btn_toggle on low

16-bit Barrel Shift



Using the value “a5a5”, we use 4 for shamt to easily see the hex digits being shifted. When direction is 0 (left) and rotate is 1, every digit shifts left and wraps. When the shift is logical instead, the leftmost “a” is discarded and the rightmost digit is replaced with a 0. Now moving to the right, when rotate is 0, the rightmost “5” is discarded, everything shifts right, and the leftmost digit is replaced with 0. Finally, when rotate = 1, everything shifts right and wraps when overflow occurs.



Using the value “8001”, we use 4 for shamt to easily see the hex digits being shifted. When direction is 0 (left) and rotate is 1, every digit shifts left and wraps.


When the shift is logical instead, the leftmost “8” is discarded and the rightmost digit is replaced with a 0. Now moving to the right, when rotate is 0, the rightmost “1” is discarded, everything shifts right, and the leftmost digit is replaced with 0. Finally, when rotate = 1, everything shifts right and wraps when overflow occurs.

Implementation

Utilization Table:

Summary

Resource	Utilization	Available	Utilization %
LUT	22	63400	0.03
FF	84	126800	0.07
IO	27	210	12.86



Timing Summary:

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.934 ns	Worst Hold Slack (WHS): 0.261 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 110	Total Number of Endpoints: 110	Total Number of Endpoints: 57

All user specified timing constraints are met.

Contribution

Michelle Lau (50%) - Debugging, implementation and board demo

Edwin Estrada (50%) - Programming, debugging, and test benching