## ECE3300L Lab 6

Dual BCD Up/Down Counters, ALU, and Control Display on 7-Segment

# Group X

Czyrone Agbayani (BID: 014766336)

Caleb Jala-Guinto (BID: 015446587)

### **Objective:**

The goal of this lab is to build a two-digit BCD up/down counter. It uses a 32-bit clock divider and a 32-to-1 multiplexer, driven by a 5-bit switch, to set how fast it counts. A top push-button selects the count direction, and a middle push-button resets the counter. LEDs above switches 5–12 light up to match the numbers shown on the 7-segment display.

### **Top Display Module:**


```
module top_lab6(
                                                                   mux32x1 u_mux (
            input wire CLK,
                                                                       .cnt(cnt),
                                                                       .sel(SW),
            input wire [4:0] SW, //Select
                                                                       .clk out(clk out)
            input wire [1:0] ALU,
                                                                   );
            input wire rst, // reset
                                                        68
            input wire dir0, // dir0
                                                                   bcd_up_down_counter BCD0_COUNTER (
            input wire dir1, // dir1
                                                        70
                                                                       .clk_processed(clk_out),
            input wire DP,
                                                                       .rst_n(rst_n),
            output wire [6:0] seg,
                                                                       .dir(dir0),
            output wire [7:0] an,
                                                                       .digit(value0)
            output wire [7:0] LED
                                                                   );
       );
                                                                   bcd_up_down_counter BCD1_COUNTER (
                                                                       .clk_processed(clk_out),
            wire rst_n = ~rst;
                                                                       .rst_n(rst_n),
                                                                       .dir(dir1),
            wire [31:0] cnt;
                                                                       .digit(value1)
            wire clk_out;
                                                                   );
            wire [3:0] value0, value1;
            wire [7:0] result;
40
                                                                   binary_to_bcd u_bcd (
            wire [3:0] result_units, result_tens;
                                                        84
                                                                       .binary(result),
                                                                       .units(result_units),
43
            wire [3:0] ControlNibble;
                                                                       .tens(result_tens)
                                                                   );
44
                                                        88
            assign DP = 0;
                                                                   seg7_scan u_seg (
            assign LED[3:0] = value0;
                                                        qр
                                                                       .clk(CLK),
            assign LED[7:4] = value1;
                                                                       .rst_n(rst_n),
48
                                                                       .onesPlace(result_units),
           control_decoder DC(
                                                                       .tensPlace(result tens),
                .Sw4(ALU[0]),
                                                        94
                                                                       .digitCtrl(ControlNibble),
                .Sw3(ALU[1]),
                                                                       .SEG(seg),
                .Sw2(dir0),
                                                                       .AN(an)
                                                                   );
                .Sw1(dir1),
                .ctrl_nibble(ControlNibble)
                                                                   alu ADDSUB(
            );
                                                        100
                                                                       .A(value0),
                                                       101
                                                                       .B(value1),
            clock_divider u_clkdiv (
                                                        102
                                                                       .ctrl(ALU),
                .clk(CLK),
                                                       103
                                                                       .out(result)
                .rst_n(rst_n),
                                                       104
                                                                   );
                .cnt(cnt)
60
                                                       105
```

#### **XDC** File:


```
6 ' # Clock signal
  create clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get ports {CLK}];
10
11 ##Switches
12
13 set property -dict { PACKAGE PIN J15 | IOSTANDARD LVCMOS33 } [get ports { SW[0] }]; #IO L24N T3 RS0 15 Sch=sw[0]
14 set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { SW[1] }]; #IO_L3N_TO_DQS_EMCCLK_14 Sch=sw[1]
17 set property -dict { PACKAGE_PIN R17 IOSTANDARD LVCMOS33 } [get ports { SW[4] }]; #IO L12N T1 MRCC 14 Sch=sw[4]
18 set property -dict { PACKAGE_PIN T18 IOSTANDARD LVCMOS33 } [get ports { ALU[0] }]; #IO L7N T1 D10 14 Sch=sw[5]
19 set_property -dict { PACKAGE_PIN U18 IOSTANDARD LVCMOS33 } [get_ports { ALU[1] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
  set property -dict { PACKAGE PIN R13
                            IOSTANDARD LVCMOS33 } [get ports { dir0 }]; #IO L5N TO D07 14 Sch=sw[7]
32
34 set property -dict { PACKAGE_PIN K15 | IOSTANDARD LVCMOS33 } [get_ports { LED[1] }]; #IO_L24P_T3_RS1_15 Sch=led[1]
35 set property -dict { PACKAGE PIN J13 IOSTANDARD LVCMOS33 } [get ports { LED[2] }]; #IO L17N T2 A25 15 Sch=led[2]
36 set_property -dict { PACKAGE_PIN N14 IOSTANDARD LVCMOS33 } [get_ports { LED[3] }]; #IO_L8P_T1_D11_14 Sch=led[3]
37
  set property -dict { PACKAGE_PIN R18
                             IOSTANDARD LVCMOS33 } [get ports { LED[4] }]; #IO L7P T1 D09 14 Sch=led[4]
38 set property -dict { PACKAGE_PIN V17 IOSTANDARD LVCMOS33 } [get_ports { LED[5] }]; #IO_L18N_T2_A11_D27_14 Sch=led[5]
39 set property -dict { PACKAGE_PIN U17 IOSTANDARD LVCMOS33 } [get ports { LED[6] }]; #IO L17F T2 A14 D30 14 Sch=led[6]
40 set property -dict { PACKAGE PIN U16 IOSTANDARD LVCMOS33 } [get ports { LED[7] }]; #IO L18P T2 A12 D28 14 Sch=led[7] 41 set property -dict { PACKAGE_PIN V16 IOSTANDARD LVCMOS33 } [get ports { LED[8] }]; #IO L16N T2 A15 D31 14 Sch=led[8]
58 | #7 segment display
60 | set_property -dict { PACKAGE_PIN T10 | IOSTANDARD LVCMOS33 } [get_ports { seg[0] }]; #IO_L24N_T3_A00_D16_14 Sch=ca
63 set property -dict { PACKAGE PIN K13 IOSTANDARD LVCMOS33 } [get ports { seg[3] }]; #IO L17P T2 A26 15 Sch=cd
IOSTANDARD LVCMOS33 } [get_ports { seg[5] }]; #IO_L19P_T3_A10_D26_14 Sch=cf
67
68 #set property -dict { PACKAGE PIN H15 | IOSTANDARD LVCMOS33 } [get ports { dp }]; #IO L19N T3 A21 VREF 15 Sch=dp
69
70 set property -dict { PACKAGE PIN J17 IOSTANDARD LVCMOS33 } [get ports { an[0] }]; #IO L23P T3 FOE B 15 Sch=an[0]
77 set property -dict { PACKAGE_PIN Ul3 IOSTANDARD LVCMOS33 } [get ports { an[7] }]; #IO_L23N_T3_A02_D18_14 Sch=an[7]
81
82 set_property -dict { PACKAGE_PIN C12 IOSTANDARD LVCMOS33 } [get_ports { CPU_RESETN }]; #IO_L3P_TO_DQS_AD1P_15 Sch=cpu_resetn
84 set property -dict { PACKAGE PIN N17 IOSTANDARD LVCMOS33 } [get ports { rst }]; #IO L9P T1 DQS 14 Sch=btnc
```

### **Test Benches:**


### clock\_divider \_tb




### bcd\_counter\_tb




### alu\_tb



### $control\_decoder\_tb$



seg7\_scan\_tb



### Video Link:

https://youtu.be/l0HdzIq M1M

#### **Contributions:**

Czyrone (50%) - Verilog code, Physical demo Caleb (50%) - Verilog code, testbenches Both worked on the lab report together and troubleshooted code

#### **Reflections:**

This lab required more troubleshooting than I expected. The reverse-count only worked while I held down the direction button, so I had to tweak how the input was sampled. The 7-segment display was also ghosting, showing faint traces of other digits, until I fixed the multiplexing logic and corrected some pin assignments in the constraint file. Overall, these fixes highlighted how important proper pin mapping and timing control are in FPGA projects.