Julio Flores (ID# : 016326856) Victor Perez (ID# : 016196050)

Group I

Session E02

Lab 8

RGB LED PWM Controller Thursday

August 14, 2025

ECE 3300L

Summer 2025

Objective:

The objective of this lab is to design, implement, and test a RGB LED PWM Controller using VHDL (or Verilog) on the Nexys A7 FPGA development board. The circuit focuses on controlling brightness and blending colors through precise digital logic techniques such as PWM manipulation.

Design(Code):

Clock_Divider_Fixed.V

- Uses a clock to set the speed to a readable speed for 7seg displays and shifter

```
23 | module clock_divider_fixed #(
     parameter integer INPUT HZ = 100 000 000,
      parameter integer TICK1_HZ = 1_000,
26 !
       parameter integer PWM_HZ = 20_000
27 ¦ )(
       input wire clk in,
      input wire rst n,
30 !
      output reg clk_1k,
31
        output reg clk pwm
32 ;
33
        localparam integer DIV1H = (INPUT HZ/TICK1 HZ)/2;
      localparam integer DIVPMH = (INPUT HZ/PWM HZ)/2;
      reg [$clog2(DIV1H):0] c1;
      reg [$clog2(DIVPMH):0] c2;
        always @(posedge clk in or negedge rst n) begin
            if (!rst n) begin c1 <= 0; clk 1k <= 0; c2 <= 0; clk pwm <= 0; end
            else begin
                if (c1 == DIV1H-1) begin c1 <= 0; clk_1k <= ~clk_1k; end else c1 <=c1+1;
41
                if (c2 == DIVPMH-1) begin c2 <= 0; clk pwm <= ~clk pwm; end else c2 <= c2+1;
43
       end
45 | endmodule
```

debounce onepulse.v

- Prevents glitches from affecting the buttons to make one clear button press.

```
23 | module debounce_onepulse #(
       parameter integer STABLE TICKS = 20
25 ; ) (
26
       input wire clk,
27 :
       input wire rst n,
28 :
       input wire din,
       output reg pulse
30 | );
31 ¦
       reg d0, d1;
32 :
       reg stable, stable q;
33 i
       reg [$clog2(STABLE TICKS+1)-1:0] cnt;
35 ¦
       always @(posedge clk or negedge rst_n) begin
36
            if (!rst_n) begin d0<=0; d1<=0; end else begin d0<=din; d1<=d0; end
37 i
       end
38
       always @(posedge clk or negedge rst_n) begin
40
            if (!rst n) begin cnt<=0; stable<=0; end
            else if (d1 != stable) begin
41 !
42
                if (cnt==STABLE TICKS) begin stable<=d1; cnt<=0; end
43 ¦
                else cnt<=cnt+1;
            end else cnt<=0;
45 !
       end
47 :
       always @(posedge clk or negedge rst n) begin
48 i
            if (!rst n) begin stable q<=0; pulse<=0; end
49 !
            else begin pulse <= (\simstable q) & stable; stable q <= stable; end
50 :
        end
51 i endmodule
```

load fsm.V

In this FSM there is only 1 button however 4 slots to fill which it cycles through each time a load pulse signal is received. Using RES+1 we can fill the first slot with RES and then continue down the slots filling them with R, G, and B. This guarantees that each color component is updated and controlled in sequential manner without overlap, which is important when timing updates to an FPGA-driven PWM system.

```
23
    module load fsm(
24 |
         input wire clk,
25 !
         input wire rst n,
26
         input wire load pulse,
         output reg [1:0] slot,
27 i
28 '
         output wire [3:0] slot onehot,
29
         output reg wr res, wr r, wr g, wr b
30 i
     );
         assign slot onehot = 4'b0001 << slot;
31
32
33
         always @(posedge clk or negedge rst n) begin
             if (!rst n) slot <= 2'd0;
34
35
             else if (load pulse) slot <= slot + 2'd1;
36
         end
37
38 i
         always @* begin
39
             wr res = 0; wr r = 0; wr g = 0; wr b = 0;
40
             case (slot)
41
                 2'd0: wr res = load pulse;
42
                 2'd1: wr r = load pulse;
43
                 2'd2: wr g = load pulse;
44
                 2'd3: wr b = load pulse;
             endcase
45
46
         end
47 !
    endmodule
```

pwm_core.V

- Converts the stored values into duty cycles for 3 PWM outputs.

```
23 | module pwm core(
24 !
      input wire clk,
25 ¦
        input wire rst_n,
26
        input wire [7:0] period,
         input wire [7:0] duty_r, duty_g, duty_b,
27 1
28 !
        output reg pwm_r, pwm_g, pwm_b
29 | );
30 i
        wire [8:0] eff period = {1'b0, period} + 9'd1;
31 !
32 ¦
       function [8:0] clamp9(input [7:0] d);
33
             clamp9 = ( \{1'b0,d\} \ge eff period ) ? (eff period - 9'd1) : \{1'b0,d\};
       endfunction
34 i
35 !
36 ¦
       reg [8:0] cnt;
37
        always @(posedge clk or negedge rst_n) begin
            if (!rst n) cnt <= 0;
38 '
39 ¦
            else if (cnt == eff period - 1) cnt <= 0;
40
            else cnt <= cnt + 1;
41
        end
```

rgb led driver.V

- This is the driver for the rgb led driver to make the colors when the signal is active or high depending on the parameter.

```
23 i
    module rgb led driver# (parameter ACTIVE LOW=1) (
24
         input wire pwm r, pwm g, pwm b,
25
         output wire led r, led g, led b
26 i
    );
27 |
         generate
28
             if (ACTIVE LOW) begin
                 assign led r = \sim pwm r;
29
                 assign led g = \sim pwm g;
30
                 assign led b = ~pwm b;
31
32
             end else begin
                 assign led r = pwm r;
33
34
                 assign led g = pwm g;
                 assign led b = pwm b;
35
36
             end
37
         endgenerate
38
     endmodule
```

top_lab8.V

- Calls all modules to the top module for the project to run.

```
23 🖓 module top lab8(
24 | input wire clk100mhz,
25
       input wire btnc n,
26 i
       input wire btnr,
27 !
       input wire [7:0] sw,
28
       output wire [3:0] led,
29 i
       output wire rgb r, rgb g, rgb b
30 ! );
31 !
        wire rst n = ~btnc n;
32
       wire clk 1k, clk pwm;
33 i
34 '
       clock_divider_fixed
35 ¦
       u div(
36
      .clk_in(clk100mhz),
37 i
       .rst n(rst n),
       .clk_1k(clk_1k),
38 !
39
        .clk_pwm(clk_pwm));
40
41 '
       wire load pulse;
        debounce_onepulse #(.STABLE_TICKS(20))
43
       u db(
44 i
      .clk(clk_1k),
45 !
       .rst n(rst n),
46 ¦
       .din(btnr),
47
       .pulse(load pulse));
48 i
49 !
       wire [1:0] slot;
50 ¦
        wire [3:0] slot oh;
        wire wr_res, wr_r, wr_g, wr_b;
51 i
52
53 ¦
       load fsm u fsm(
54
       .clk(clk 1k),
55 i
       .rst n(rst n),
56 !
        .load pulse(load pulse),
57 ¦
       .slot(slot),
58 ¦
        .slot onehot(slot oh),
59 i
        .wr res(wr res),
60 !
        .wr_r(wr_r),
61
       .wr g(wr g),
62 i
        .wr_b(wr_b)
63
        );
64 !
65
       assign led = slot_oh;
66 i
```

```
· · ·
 67 i
         reg [7:0] reg res, reg r, reg g, reg b;
68 🗩
          always @(posedge clk 1k or negedge rst n) begin
69 🖨
              if (!rst n) begin
70 i
                  reg res<=8'd63;
71 '
                  reg r<=0;
72 !
                  reg g \le 0;
73 :
                  reg b<=0;
74 🖨
              end
75 ⊖
              else begin
76
                  if (wr res) reg res <= sw;
77 :
                  if (wr r) reg r <= sw;
78 i
                  if (wr g) reg g <= sw;
79 !
                  if (wr b) reg b <= sw;
80 🖨
              end
81 🖨
        end
82 !
83 ;
          reg [7:0] res_q1,res_q2,r_q1,r_q2,g_q1,g_q2,b_q1,b_q2;
84
85 🖨
         always @(posedge clk pwm or negedge rst n) begin
86 🖯
              if (!rst n) begin
87 ¦
                  res q1<=0;
88
                  res q2<=0;
89 1
                  r q1<=0;
                  r_q2<=0;
 90 !
91
                  g q1<=0;
 92
                  g q2 <= 0;
93 1
                  b q1 \le 0;
94
                  b q2 <= 0;
95 🖒
              end
96 🖨
             else begin
 97 !
                  res q1<=reg res;
98
                  res q2<=res q1;
99
                  r q1<=reg r;
100 '
                  r q2<=r q1;
101
                  g q1<=reg g;
102
                  g q2<=g q1;
103 i
                  b q1<=reg b;
104 '
                  b q2 \le b q1;
105
              end
106
```

```
108 i
        wire pwm r, pwm g, pwm b;
109 !
        pwm core u pwm(
110
              .clk(clk pwm),
              .rst n(rst_n),
111 i
112 '
              .period(res q2),
113
              .duty r(r q2),
              .duty g(g q2),
114
115
              .duty b(b q2),
116 '
              .pwm r(pwm r),
117
              .pwm g(pwm g),
118
              .pwm b(pwm b));
119
120 !
          rgb led driver #(.ACTIVE LOW(0)) u led(
121
              .pwm r(pwm b),
122
              .pwm_g(pwm_g),
123
              .pwm b(pwm r),
124
              .led r(rgb r),
125
              .led g(rgb_g),
              .led_b(rgb_b));
126 i
127  endmodule
```

Testbench and Waveform:

pwm_core_tb.V


- Shifting the bit values



Implementation:

Site Type		Used		Fixed	İ	Prohibited	Ava	ailable	I	Util%
Slice LUTs*	Ī	113	Ī	0	ï	0		63400		0.18
LUT as Logic	I	113		0	Ī	0	I	63400		0.18
LUT as Memory	1	0		0	Ī	0	I	19000		0.00
Slice Registers	1	152	1	0	I	0	I	126800	I	0.12
Register as Flip Flop	1	152	1	0	I	0	I	126800		0.12
Register as Latch	1	0		0	I	0		126800		0.00
F7 Muxes	1	0	-	0	I	0		31700		0.00
F8 Muxes	1	0	1	0	I	0	l	15850	l	0.00

Block diagram:



Contributions:

Julio Flores: 50% - Verilog Code (clock_divider, debounce, load_fsm and testbench for these modules) and report and demo

Victor Perez : 50% - Verilog Code (pmw_driver, rgb_led, top_module code and testbench for these modules) and report and demo

Reflection:

In this lab we design a hardware-controlled RGB LED system using Pulse Width Modulation (PWM) on the Nexys A7 FPGA board. The PWM logic was created by comparing a counter against duty cycle values for each color channel. Different duty cycles resulted in varying LED brightness, allowing the generation of multiple colors through additive mixing. Successful testing confirmed that adjusting the duty cycles in real time produced smooth transitions between colors. The implementation demonstrated the practical application of digital design principles, clock division, and modular coding for hardware control.