

Lab 8 Report

by

Jonathan Huynh #016137719

Adam Godfrey #015981472

Instructor: Dr. Mohamed Aly

Class: ECE 3300L .E02-OU - Verilog Design

August 14th, 2025

Code with Explanation:

Clock Divider

Explanation

The `clock_divider_fixed` module generates two slower clocks for us, 1k at 1 kHz and the pwm at 20 kHz via dividing the two. Since they have independent counters, both counters are reset when `rst_n` is active low, which helps create a clean output. It also will toggle each output when its respective counter reaches target count. Through this, we allow separate timing signals for control and PWM driving with a single CLK input.

Code

```
module clock_divider_fixed #(
    parameter integer INPUT_HZ = 100_000_000,
    parameter integer TICK1_HZ = 1_000,
    parameter integer PWM_HZ = 20_000
) (
    input wire clk_in,
    input wire rst_n,
    output reg clk_1k,
    output reg clk_pwm
);

    localparam integer DIV1H = (INPUT_HZ/TICK1_HZ)/2;
    localparam integer DIVPMH = (INPUT_HZ/PWM_HZ)/2;
    reg [$clog2(DIV1H):0] c1;
    reg [$clog2(DIVPMH):0] c2;

    always @(posedge clk_in or negedge rst_n) begin
        if (!rst_n) begin
            c1 <= 0;
            clk_1k <= 0;
            c2 <= 0;
            clk_pwm <= 0;
        end
        else begin
            if (c1 == DIV1H-1) begin
                c1 <= 0;
                clk_1k <= ~clk_1k;
            end
            else
                c1 <= c1+1;
            if (c2 == DIVPMH-1) begin
                c2 <= 0;
                clk_pwm <= ~clk_pwm;
            end
            else
                c2 <= c2+1;
            end
        end
    end
endmodule
```

Debounce

Explanation

The debounce module filters out the rapid on/off transitions caused by mechanical switch bouncing, ensuring a clean signal for processing. Without debouncing, unwanted multiple triggers could occur.

Code

```
module debounce_onepulse #(
    parameter integer STABLE_TICKS = 20
) (
    input wire clk,
    input wire rst_n,
    input wire din,
    output reg pulse
);
    reg d0, d1;
    reg stable, stable_q;
    reg [$clog2(STABLE_TICKS+1)-1:0] cnt;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin d0<=0; d1<=0; end else begin d0<=din; d1<=d0; end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin cnt<=0; stable<=0; end
        else if (d1 != stable) begin
            if (cnt==STABLE_TICKS) begin stable<=d1; cnt<=0; end
            else cnt<=cnt+1;
        end else cnt<=0;
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin stable_q<=0; pulse<=0; end
        else begin pulse <= (~stable_q) & stable; stable_q <= stable; end
    end
endmodule
```

Load FSM

Explanation

Load_fsm is a finite state machine that cycles through our four slots, it activates one at a time when we see a load_pulse. It outputs a 2-bit slot index and one encoded. While it also will generate individual signals for our reset, red, green, and blue channels depending on the input.

Code

```
module load_fsm(  
    input wire clk,  
    input wire rst_n,  
    input wire load_pulse,  
    output reg [1:0] slot,  
    output wire [3:0] slot_onehot,  
    output reg wr_res, wr_r, wr_g, wr_b  
);  
  
    assign slot_onehot = 4'b0001 << slot;  
  
    always @(posedge clk or negedge rst_n) begin  
        if (!rst_n) slot <= 2'd0;  
        else if (load_pulse) slot <= slot + 2'd1;  
    end  
  
    always @* begin  
        wr_res = 0; wr_r = 0; wr_g = 0; wr_b = 0;  
        case (slot)  
            2'd0: wr_res = load_pulse;  
            2'd1: wr_r = load_pulse;  
            2'd2: wr_g = load_pulse;  
            2'd3: wr_b = load_pulse;  
        endcase  
    end  
endmodule
```

PWM Core

Explanation

With this, we have a module drive three independent PWM outputs in R,G,B, using a shared counter that repeats every period + 1 ticks. Each channel is clamped to ensure it never exceeds effective period, preventing errors and oddity outputs. Each clock, the counter will reset at end of period and the PWM output is high while cnt is less than clamped.

Code

```
module pwm_core(  
    input wire clk,  
    input wire rst_n,  
    input wire [7:0] period,  
    input wire [7:0] duty_r, duty_g, duty_b,  
    output reg pwm_r, pwm_g, pwm_b  
);  
  
    wire [8:0] eff_period = {1'b0, period} + 9'd1;  
  
    function [8:0] clamp9(input [7:0] d);  
        clamp9 = ( {1'b0,d} >= eff_period ) ? (eff_period - 9'd1) : {1'b0,d};  
    endfunction
```

```

reg [8:0] cnt;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) cnt <= 0;
    else if (cnt == eff_period - 1) cnt <= 0;
    else cnt <= cnt + 1;
end

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) {pwm_r, pwm_g, pwm_b} <= 0;
    else begin
        pwm_r <= (cnt < clamp9(duty_r));
        pwm_g <= (cnt < clamp9(duty_g));
        pwm_b <= (cnt < clamp9(duty_b));
    end
end
endmodule

```

RGB LED Driver

Explanation

Our module routes the PWM to red, green, and blue channels here. It has an option to invert as well if active-low. Through this, we give the behavior the ability to adapt to different LEW configs without changing core logic, which makes it more simple and flexible.

Code


```

module rgb_led_driver #(parameter ACTIVE_LOW=0) (
    input wire pwm_r, pwm_g, pwm_b,
    output wire led_r, led_g, led_b
);
    generate
        if (ACTIVE_LOW) begin
            assign led_r = ~pwm_r;
            assign led_g = ~pwm_g;
            assign led_b = ~pwm_b;
        end else begin
            assign led_r = pwm_r;
            assign led_g = pwm_g;
            assign led_b = pwm_b;
        end
    endgenerate
endmodule


```

Screenshot Proofs:


Resource Utilization Table:




Power Utilization:




Timing Summary:









PWM Core:




Lab 8 RGB PWM Block Diagram



Board Photo:

	<u>Low Brightness</u>	<u>High Brightness</u>
<u>Fully On/Off</u>		
<u>Red</u>		
<u>Green</u>		



Partner Contributions:

Team Member	Contribution	% Effort
Jonathan Huynh	Code: [Clock Divider, Debounce, Load FSM] Testbench: [Clock Divider, Debounce, Load FSMr] Additional: Synthesis/Implementation and Demo	50%
Adam Godfrey	Code: [Top Module, RGB Driver, PWM Core] Testbench: [Top Module, RGB Driver, PWM Core] Additional: Simulation and Lab Report	50%