ECE 3300L

California State Polytechnic University, Pomona Group G


Nathaniel Garcia and Mikael Parsmyan Lab Report #7

08/06/2025

Explanation:


The Lab 7 Verilog project implements a 16-bit combinational barrel shifter/rotator circuit on the Nexys A7 FPGA. It features a MUX-based barrel_shifter16 module that shifts or rotates input data (SW[15:0]) left or right by a 4-bit amount, with direction and rotation control inputs. A clock_divider_fixed module creates slow clock pulses for display scanning and input control. Button inputs are processed by debounce_toggle modules to toggle DIR, ROTATE, and the lower 2 bits of the shift amount, with a shamt_counter cycling through the upper 2 bits. The result is shown on the lower four digits of the 7-segment display via hex_to_7seg and seg7_scan8, with debug LEDs showing control states. All is integrated in the top_lab7 module for the demonstration.

Barrel shifter16 tb:






Debounce_toggle_tb:



Seg7_scan8_tb:




No. No.								
내용	¼ [5]	0						
1								
1								
보인 1								
Wild O O O O O O O O O								
▼P(p(n) 12								
1								
1	√ № [2][6:0]	12			1	2		
1	¼ [6]	0						
		0						
□ □ □ □ □ □ □ □ □ □								
We worked We								
¥								
\(\begin{array}{c c c c c c c c c c c c c c c c c c c								
Use		4f			4	f		
		1						
	¼ [5]	0						
		0						
1								
1	10							
\(\frac{1}{4} \) 1								
₩ 0								
March Mar	1 [1]	1						
	₩ [0]	1						
	√ № [0][6:0]	01			0	1		
		0						
¥on(7:0) fd fe fd ¥on(7:0) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1								
V ■ an(7:0) fd fe fd W = (7) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1								
14 (7)								
	∨ № an[7:0]	fd		fe			fd	
	18 [7]	1						
18 [5] 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1						
18 [4] 1 18 [3] 1 18 [2] 1 18 [1] 0 18 [0] 1 18 [0] 1 18 [0] 1 18 [6] 1 18 [6] 1 18 [8] 0 18 [8] 1 18 [2] 1 18 [1] 1 18 [1] 1 18 [1] 1		1						
18 (3) 1								
18 2 1 0 0 0 0 0 0 0 0 0	v [5]							
18 2 1 0 0 0 0 0 0 0 0 0	TJ roi	1						
16 [1] 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0<								
16 1 1 1 1 1 1 1 1 1								
V ▼ seg(6:0) 4f 01 4f 18 [6] 1 1 1 1 18 [5] 0 1 1 1 18 [4] 0 1 1 1 1 18 [2] 1 1 1 1 1 1 18 [1] 1 1 1 1 1 1	6 [1]	0						
16 [6] 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		1						
16 [6] 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <td>∨ № seg[6:0]</td> <td>4f</td> <td></td> <td>01</td> <td></td> <td></td> <td>4f</td> <td></td>	∨ № seg[6:0]	4f		01			4f	
16 [5] 0		1						
18 [4] 0 18 [3] 1 18 [2] 1 18 [1] 1								
18 [2] 1 18 [2] 1 18 [1] 1								
18 [2] 1 18 [1] 1								
16 [1] 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1								
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1								
	l [0]	1						

Hardware Utilization:

Name 1	Slice LUTs (63400)	Slice Registers (126800)	Slice (15850)	LUT as Logic (63400)	Bonded IOB (210)	BUFGCTRL (32)
∨ N top_lab7	103	44	35	103	45	1
clkdiv (clock_divider_fixed)	5	18	6	5	0	0
I cnt (shamt_counter)	1	3	1	1	0	0
deb_dir (debounce_toggle)	1	5	2	1	0	0
deb_rot (debounce_toggle_0)	5	5	6	5	0	0
deb_shamt0 (debounce_toggle_1)	84	5	27	84	0	0
deb_shamt1 (debounce_toggle_2)	1	5	2	1	0	0
scanner (seg7_scan8)	6	3	4	6	0	0

Resource	Utilization	Available	Utilization %
LUT	103	63400	0.16
FF	44	126800	0.03
Ю	45	210	21.43



Contributions:

Both worked on the Lab document

Mikael: Verilog source files, Simulations

Nathaniel: Testbench files, Xdc file and Demo