ECE 3300 – Lab 4 Report Switch to 7 Segment Display

Team Name: Group V Date: July 11, 2025

Group Members

Nathan Marlow, Khristian Chan

1. Objective

The objective of this lab was to implement a 7 segment display interface that utilized 16 switches as input, and a pair of 4 digit 7 segment displays (8 total). Every 4 switches (bits) will correspond to two 7 segment displays of the 8 (1 and 5, 2 and 6, 3 and 7, 4 and 8). Given a 7 segment driver module, we were tasked to create a top module and create a testbench.

2. Verilog Code

Top Module:

```
timescale lns / lps
  module seg7_top(
  input clk,
      input rst n,
      input [15:0] SW,
      output wire [6:0] Cnode,
     output dp,
     output [7:0] AN,
      output wire[15:0] LED
  );
  wire [31:0]sw in;
assign sw_in = {SW, SW};
) assign LED = SW;
  |seg7_driver driver(
  .clk(clk),
  .rst n(rst n),
  .SW(sw_in),
  .Cnode (Cnode),
  .dp (dp),
  .AN(AN)
  );
  endmodule
```

7Seg Driver:

```
module seg7 driver (
   input clk,
   input rst_n,
   input [31:0] SW,
                                               // Select digit based on counter bits
   output reg [6:0] Cnode,
                                               wire [2:0] s = tmp[19:17];
   output dp,
   output [7:0] AN
);
                                               always @ (s, SW) begin
                                                  case (s)
// Display decimal point off
                                                       3'd0: digit = SW[3:0];
assign dp = 1'bl;
                                                       3'd1: digit = SW[7:4];
                                                       3'd2: digit = SW[11:8];
// Temporary counter for display multiplexing
                                                       3'd3: digit = SW[15:12];
reg [19:0] tmp;
reg [3:0] digit;
                                                       3'd4: digit = SW[19:16];
                                                       3'd5: digit = SW[23:20];
// 7-segment encoding
                                                       3'd6: digit = SW[27:24];
always @ (digit) begin
                                                        3'd7: digit = SW[31:28];
   case (digit)
                                                        default: digit = 4'b00000;
       4'd0: Cnode = 7'b00000001;
                                                   endcase
       4'd1: Cnode = 7'b1001111;
                                               end
       4'd2: Cnode = 7'b0010010;
       4'd3: Cnode = 7'b0000110;
       4'd4: Cnode = 7'b1001100;
                                               // Select active display (AN low-active)
       4'd5: Cnode = 7'b0100100;
                                              reg [7:0] AN_tmp;
       4'd6: Cnode = 7'b0100000;
       4'd7: Cnode = 7'b0001111;
                                              always @ (s) begin
       4'd8: Cnode = 7'b0000000;
                                                  case (s)
       4'd9: Cnode = 7'b0001100;
                                                       3'd0: AN tmp = 8'b111111110;
       4'd10: Cnode = 7'b0001000;
                                                       3'd1: AN tmp = 8'b111111101;
       4'dl1: Cnode = 7'b1100000;
                                                       3'd2: AN_tmp = 8'b11111011;
       4'd12: Cnode = 7'b0110001;
       4'd13: Cnode = 7'b1000010;
                                                       3'd3: AN tmp = 8'b11110111;
       4'd14: Cnode = 7'b0110000;
                                                      3'd4: AN_tmp = 8'b11101111;
       4'd15: Cnode = 7'b0111000;
                                                      3'd5: AN tmp = 8'b11011111;
       default: Cnode = 7'bllllllll;
                                                       3'd6: AN tmp = 8'b10111111;
    endcase
                                                        3'd7: AN tmp = 8'b011111111;
end
                                                        default: AN tmp = 8'b111111111;
                                                    endcase
// 20-bit counter for scanning speed
always @ (posedge clk or negedge rst_n) begin end
   if (!rst_n)
       tmp <= 0;
                                               assign AN = AN tmp;
       tmp \le tmp + 1;
                                               endmodule
```

We map our top module switches twice to our 7 segment driver module. We do this so we can give a 32 bit input to our 7 segment driver. Additionally, we added the LED functionality.

3. Implementation Results


After synthesizing and simulating the design in Vivado, the following results were observed:

Site Type	Used	1	Fixed	 Prohibited	1	Available Util%	
+	+	-+		+	+		
Slice LUTs	14	П	0	0	1	63400 0.02	
LUT as Logic	14	1	0	0	1	63400 0.02	
LUT as Memory	6	П	0	0	Ī	19000 0.00	
Slice Registers	20	١İ	0	0	İ	126800 0.02	
Register as Flip Flop	20	١İ	0	0	İ	126800 0.02	
Register as Latch	į e	١i	0	0	i	126800 0.00	
F7 Muxes	į e	١i	0	0	i	31700 0.00	
F8 Muxes	į e	٠i	0	. 0	i	15850 0.00	
+	+	-+		+	+		
* Warning! LUT value is adjusted to account for LUT combining.							

+	++
Total On-Chip Power (W)	0.125
Design Power Budget (W)	Unspecified*
Power Budget Margin (W)	NA
Dynamic (W)	0.028
Device Static (W)	0.097
Effective TJA (C/W)	4.6
Max Ambient (C)	84.4
Junction Temperature (C)	25.6
Confidence Level	Low
Setting File	
Simulation Activity File	
Design Nets Matched	NA
+	++

Simulation Results:

Since the simulation would take a very long time to go through all possible values, we decided to just simulate one switch input. The testbench is able to validate our fpga code.



```
module seg7_tb(
        );
        reg clk;
        reg rst_n;
        reg [15:0]SW;
        wire[6:0]Cnode;
        wire[7:0]AN;
        wire dp;
        sec7_top DUT(
        .clk(clk),
        .rst_n(rst_n),
        .SW(SW),
        .Cnode (Cnode),
        .AN(AN),
        .dp(dp)
0
        always #5 clk = ~clk;
        initial begin
00000
        clk = 0;
        rst n = 0;
        SW = 16'b0;
        #10;
        SW = 16'b1111000111100011;
0
        #200000;
        $finish;
        end
    endmodule
```

6. Demonstration Video

https://youtu.be/tcdEHrQKYs8

Contributions:

Khristian Chan- 50%: Testbench, Simulation, Report, Demo

Nathan Marlow- 50%: Implementation, XDC, Report