

ECE3300L Lab 8

RGB LED PWM Controller

Group X

Czyrone Agbayani (BID: 014766336)

Caleb Jala-Guinto (BID: 015446587)

Objective:

The goal of this lab is to design and implement a hardware-controlled RGB LED using Pulse Width Modulation (PWM) on the Nexys A7 FPGA board. It uses a fixed clock divider to generate ~1 kHz for button debouncing and state machine operation, and ~20 kHz for flicker-free PWM generation. A single push-button, processed through a debounce and one-pulse circuit, cycles a finite state machine that sequentially loads the PWM resolution and the red, green, and blue duty cycles from an 8-bit switch input into dedicated registers. These values are synchronized from the slow clock domain into the PWM domain and applied to a PWM core to produce independent color channel signals. An RGB LED driver inverts these signals for active-low LEDs, and debug LEDs LED3–LED0 indicate the currently selected load slot.


XDC File:

```
1  ## This file is a general .xdc for the Nexys A7-100T
2  ## To use it in a project:
3  ## - uncomment the lines corresponding to used pins
4  ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
5  ## Note: As the Nexys 4 DDR was rebranded to the Nexys A7 with no substantial changes, this XDC file will also work for the Nexys 4 DDR.
6
7  ## Clock signal
8  set_property -dict { PACKAGE_PIN E3      IOSTANDARD LVCMOS33 } [get_ports { clk100mhz }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
9  create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {clk100mhz}];
10
11
12  ##Switches
13  set_property -dict { PACKAGE_PIN J15      IOSTANDARD LVCMOS33 } [get_ports { sw[0] }]; #IO_L24N_T3_R50_15 Sch=sw[0]
14  set_property -dict { PACKAGE_PIN L16      IOSTANDARD LVCMOS33 } [get_ports { sw[1] }]; #IO_L3N_T0_DQS_EMCLK_14 Sch=sw[1]
15  set_property -dict { PACKAGE_PIN M13      IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_VREF_14 Sch=sw[2]
16  set_property -dict { PACKAGE_PIN R15      IOSTANDARD LVCMOS33 } [get_ports { sw[3] }]; #IO_L19N_T2_MRCC_14 Sch=sw[3]
17  set_property -dict { PACKAGE_PIN R17      IOSTANDARD LVCMOS33 } [get_ports { sw[4] }]; #IO_L12N_T1_MRCC_14 Sch=sw[4]
18  set_property -dict { PACKAGE_PIN T18      IOSTANDARD LVCMOS33 } [get_ports { sw[5] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
19  set_property -dict { PACKAGE_PIN U18      IOSTANDARD LVCMOS33 } [get_ports { sw[6] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
20  set_property -dict { PACKAGE_PIN R13      IOSTANDARD LVCMOS33 } [get_ports { sw[7] }]; #IO_L5N_T0_D07_14 Sch=sw[7]
21  #set_property -dict { PACKAGE_PIN T9       IOSTANDARD LVCMOS18 } [get_ports { SW[8] }]; #IO_L24N_T3_34 Sch=sw[8]
22  #set_property -dict { PACKAGE_PIN U9       IOSTANDARD LVCMOS18 } [get_ports { SW[9] }]; #IO_26_34 Sch=sw[9]
23  #set_property -dict { PACKAGE_PIN R16      IOSTANDARD LVCMOS33 } [get_ports { SW[10] }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
24  #set_property -dict { PACKAGE_PIN T13      IOSTANDARD LVCMOS33 } [get_ports { SW[11] }]; #IO_L23P_T3_A03_D19_14 Sch=sw[11]
25  #set_property -dict { PACKAGE_PIN H6       IOSTANDARD LVCMOS33 } [get_ports { SW[12] }]; #IO_L24P_T3_35 Sch=sw[12]
26  #set_property -dict { PACKAGE_PIN U12      IOSTANDARD LVCMOS33 } [get_ports { SW[13] }]; #IO_L20P_T3_A08_D24_14 Sch=sw[13]
27  #set_property -dict { PACKAGE_PIN U11      IOSTANDARD LVCMOS33 } [get_ports { SW[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
28  #set_property -dict { PACKAGE_PIN V10      IOSTANDARD LVCMOS33 } [get_ports { SW[15] }]; #IO_L21P_T3_DQS_14 Sch=sw[15]
29
30  ## LEDs
31  set_property -dict { PACKAGE_PIN H17      IOSTANDARD LVCMOS33 } [get_ports { led[0] }]; #IO_L18P_T2_A24_15 Sch=led[0]
32  set_property -dict { PACKAGE_PIN K15      IOSTANDARD LVCMOS33 } [get_ports { led[1] }]; #IO_L24P_T3_RS1_15 Sch=led[1]
33  set_property -dict { PACKAGE_PIN J13      IOSTANDARD LVCMOS33 } [get_ports { led[2] }]; #IO_L17N_T2_A25_15 Sch=led[2]
34  set_property -dict { PACKAGE_PIN N14      IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L8P_T1_D11_14 Sch=led[3]
35
36  ## RGB LEDs
37  set_property -dict { PACKAGE_PIN R12      IOSTANDARD LVCMOS33 } [get_ports { rgb_b }]; #IO_L5P_T0_D06_14 Sch=led16_b
38  set_property -dict { PACKAGE_PIN M16      IOSTANDARD LVCMOS33 } [get_ports { rgb_g }]; #IO_L10P_T1_D14_14 Sch=led16_g
39  set_property -dict { PACKAGE_PIN N15      IOSTANDARD LVCMOS33 } [get_ports { rgb_r }]; #IO_L11P_T1_SRCC_14 Sch=led16_r
40  #set_property -dict { PACKAGE_PIN G14      IOSTANDARD LVCMOS33 } [get_ports { LED17_B }]; #IO_L15N_T2_DQS_ADV_B_15 Sch=led17_b
41  #set_property -dict { PACKAGE_PIN R11      IOSTANDARD LVCMOS33 } [get_ports { LED17_G }]; #IO_0_14 Sch=led17_g
42  #set_property -dict { PACKAGE_PIN N16      IOSTANDARD LVCMOS33 } [get_ports { LED17_R }]; #IO_L11N_T1_SRCC_14 Sch=led17_r
43
44  ##7 segment display
45  #set_property -dict { PACKAGE_PIN T10      IOSTANDARD LVCMOS33 } [get_ports { CA }]; #IO_L24N_T3_A00_D16_14 Sch=ca
46  #set_property -dict { PACKAGE_PIN R10      IOSTANDARD LVCMOS33 } [get_ports { CB }]; #IO_25_14 Sch=cb
47  #set_property -dict { PACKAGE_PIN K16      IOSTANDARD LVCMOS33 } [get_ports { CC }]; #IO_25_15 Sch=cc
48  #set_property -dict { PACKAGE_PIN K13      IOSTANDARD LVCMOS33 } [get_ports { CD }]; #IO_L17P_T2_A26_15 Sch=cd
49  #set_property -dict { PACKAGE_PIN P15      IOSTANDARD LVCMOS33 } [get_ports { CE }]; #IO_L13P_T2_MRCC_14 Sch=ce
50  #set_property -dict { PACKAGE_PIN T11      IOSTANDARD LVCMOS33 } [get_ports { CF }]; #IO_L19P_T3_A10_D26_14 Sch=cf
51  #set_property -dict { PACKAGE_PIN L18      IOSTANDARD LVCMOS33 } [get_ports { CG }]; #IO_L4P_T0_D04_14 Sch=cg
52  #set_property -dict { PACKAGE_PIN H15      IOSTANDARD LVCMOS33 } [get_ports { DP }]; #IO_L19N_T3_A21_VREF_15 Sch=dp
53  #set_property -dict { PACKAGE_PIN J17      IOSTANDARD LVCMOS33 } [get_ports { AN[0] }]; #IO_L23P_T3_F0E_B_15 Sch=an[0]
54  #set_property -dict { PACKAGE_PIN J18      IOSTANDARD LVCMOS33 } [get_ports { AN[1] }]; #IO_L23N_T3_FWE_B_15 Sch=an[1]
55  #set_property -dict { PACKAGE_PIN T9       IOSTANDARD LVCMOS33 } [get_ports { AN[2] }]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
56  #set_property -dict { PACKAGE_PIN J14      IOSTANDARD LVCMOS33 } [get_ports { AN[3] }]; #IO_L19P_T3_A22_15 Sch=an[3]
57  #set_property -dict { PACKAGE_PIN P14      IOSTANDARD LVCMOS33 } [get_ports { AN[4] }]; #IO_L8N_T1_D12_14 Sch=an[4]
58  #set_property -dict { PACKAGE_PIN T12      IOSTANDARD LVCMOS33 } [get_ports { AN[5] }]; #IO_L14P_T2_SRCC_14 Sch=an[5]
59  #set_property -dict { PACKAGE_PIN K2       IOSTANDARD LVCMOS33 } [get_ports { AN[6] }]; #IO_L23P_T3_35 Sch=an[6]
60  #set_property -dict { PACKAGE_PIN U13      IOSTANDARD LVCMOS33 } [get_ports { AN[7] }]; #IO_L23N_T3_A02_D18_14 Sch=an[7]
61
62  ##CPU Reset Button
63  #set_property -dict { PACKAGE_PIN C12      IOSTANDARD LVCMOS33 } [get_ports { CPU_RESETN }]; #IO_L3P_T0_DQS_AD1P_15 Sch=cpu_resetn
64
65  ##Buttons
66  set_property -dict { PACKAGE_PIN N17      IOSTANDARD LVCMOS33 } [get_ports { btnc_n }]; #IO_L9P_T1_DQ5_14 Sch=btnc
67  #set_property -dict { PACKAGE_PIN M18      IOSTANDARD LVCMOS33 } [get_ports { BTNU }]; #IO_L4N_T0_D05_14 Sch=btnu
68  #set_property -dict { PACKAGE_PIN P17      IOSTANDARD LVCMOS33 } [get_ports { BTNL }]; #IO_L12P_T1_MRCC_14 Sch=btntl
69  set_property -dict { PACKAGE_PIN M17      IOSTANDARD LVCMOS33 } [get_ports { btrn_r }]; #IO_L10N_T1_D15_14 Sch=btrnr
```


Top module:

```
1 module top_lab8(
2     input wire clk100mhz,
3     input wire btnc_n,
4     input wire btnr,
5     input wire [7:0] sw,
6     output wire [3:0] led,
7     output wire rgb_r, rgb_g, rgb_b
8 );
9     wire rst_n = ~btnc_n;
10    wire clk_lk, clk_pwm;
11
12    clock_divider_fixed
13    u_div(.clk_in(clk100mhz), .rst_n(rst_n), .clk_lk(clk_lk), .clk_pwm(clk_pwm));
14    wire load_pulse;
15    debounce_onepulse #(.STABLE_TICKS(20))
16    u_db(.clk(clk_lk), .rst_n(rst_n), .din(btnr), .pulse(load_pulse));
17    wire [1:0] slot;
18    wire [3:0] slot_oh;
19    wire wr_res, wr_r, wr_g, wr_b;
20    load_fsm u_fsm(
21        .clk(clk_lk), .rst_n(rst_n), .load_pulse(load_pulse),
22        .slot(slot), .slot_onehot(slot_oh),
23        .wr_res(wr_res), .wr_r(wr_r), .wr_g(wr_g), .wr_b(wr_b)
24    );
25    assign led = slot_oh;
26
27
28    reg [7:0] reg_res, reg_r, reg_g, reg_b;
29    always @(posedge clk_lk or negedge rst_n) begin
30        if (!rst_n) begin reg_res<=8'd63; reg_r<=0; reg_g<=0; reg_b<=0; end
31        else begin
32            if (wr_res) reg_res <= sw;
33            if (wr_r) reg_r <= sw;
34            if (wr_g) reg_g <= sw;
35            if (wr_b) reg_b <= sw;
36        end
37    end
38
39    reg [7:0] res_q1,res_q2,r_q1,r_q2,g_q1,g_q2,b_q1,b_q2;
40    always @(posedge clk_pwm or negedge rst_n) begin
41        if (!rst_n) begin res_q1<=0; res_q2<=0; r_q1<=0; r_q2<=0; g_q1<=0;
42        g_q2<=0; b_q1<=0; b_q2<=0; end
43        else begin
44            res_q1<=reg_res; res_q2<=res_q1;
45            r_q1<=reg_r; r_q2<=r_q1; g_q1<=reg_g; g_q2<=g_q1; b_q1<=reg_b;
46            b_q2<=b_q1;
47        end
48    end
49
50    wire pwm_r, pwm_g, pwm_b;
51    pwm_core u_pwm(.clk(clk_pwm), .rst_n(rst_n),
52        .period(res_q2), .duty_r(r_q2), .duty_g(g_q2), .duty_b(b_q2),
53        .pwm_r(pwm_r), .pwm_g(pwm_g), .pwm_b(pwm_b));
54
55    rgb_led_driver #(.ACTIVE_LOW(0)) u_led(
56        .pwm_r(pwm_r), .pwm_g(pwm_g), .pwm_b(pwm_b),
57        .led_r(rgb_r), .led_g(rgb_g), .led_b(rgb_b));
58 endmodule
```

pwm_core_tb:



Block Diagram:



Video Link:

<https://youtube.com/shorts/y-kL5k3PJXc?feature=share>

Contributions:

Czyrone (50%) - Physical demo

Caleb (50%) - Testbench, Running the simulation

Both worked on the lab report together and troubleshooted code

Reflection on 4-slot loading and RES + 1:

The goal of this lab is to implement a 4-slot loading system to store separate 8-bit values for the PWM resolution (RES) and the red, green, and blue duty cycles (R, G, B). A load finite state machine (FSM), driven by a debounced one-pulse input, cycles through the four slots in sequence, with each press of the LOAD button storing the value on sw[7:0] into the active slot. Slot 0 holds the RES value, determining the PWM period, while slots 1 through 3 hold the duty cycle values for the red, green, and blue channels, respectively. The PWM core counts from 0 to RES + 1, producing a period that is one clock cycle longer than the RES register value to avoid off-by-one errors. This allows a RES value of 0xFF to generate a full-scale 256-step PWM cycle for precise brightness control.