

Lab 4 Report

Jonathan Huynh #016137719 Adam Godfrey #015981472

Instructor: Dr. Mohamed Aly *Class:* ECE 3300L .E02-OU - Verilog Design

Code with Explanation:

7 Segment Driver

```
`timescale 1ns / 1ps
module seg7_driver(
  input clk,
                     // system clock
  input rst n.
                      // active-low reset
  input [15:0] SW,
                        // 16-bit switch input
  output reg [6:0] Cnode, // segment
outputs A-G
  output dp,
                      // decimal point
(unused)
  output [7:0] AN,
                        // active-low digit
enables
                         // led output
  output [15:0] LED
);
  reg [19:0] refresh counter; // controls
refresh rate
  reg [3:0] current nibble; // current digit to
display
  assign dp = 1'b1; // keep decimal point off
  // HEX to 7-segment conversion
  always @(current nibble)
    case (current nibble)
       4'd0: Cnode = 7'b1000000;
       4'd1: Cnode = 7'b1001111:
       4'd2: Cnode = 7'b0100100;
       4'd3: Cnode = 7'b0110000;
       4'd4: Cnode = 7'b0011001;
       4'd5: Cnode = 7'b0010010;
       4'd6: Cnode = 7'b0000010:
       4'd7: Cnode = 7'b1111000;
       4'd8: Cnode = 7'b0000000;
       4'd9: Cnode = 7'b0010000;
       4'd10: Cnode = 7'b0001000; // A
       4'd11: Cnode = 7'b0000011; // b
       4'd12: Cnode = 7'b1000110: // C
       4'd13: Cnode = 7'b0100001; // d
       4'd14: Cnode = 7'b0000110; // E
       4'd15: Cnode = 7'b0001110; // F
       default: Cnode = 7'b1111111:
    endcase
```

The first part sets up the inputs and outputs: the clock (clk), reset (rst_n), switch input (SW), the 7-segment display outputs (Cnode), the digit select lines (AN), and an LED output that mirrors the switch state. We defined a refresh counter to control the refresh rate of the display. This counter is used to cycle through each digit quickly enough so all digits appear turned on at the same time to the human eye. We also assigned the decimal point (dp) to always stay off by setting it to 1.


The main logic works by taking the top 3 bits of the refresh counter to get a value from 0 to 7, which we call **digit_index**. This tells the system which digit position is currently being displayed. Depending on that index, we select one of the 4-bit nibbles from the SW input. Since we only have 4 nibbles (16 bits), but 8 digits on the display, we just repeated the same 4 nibbles across all 8 digit positions. After getting the nibble, we use a case statement to map that nibble to the correct 7-segment pattern. This way, the correct segments (A-G) light up to display a hex digit (0-F). The conversion is done in a combinational block so it updates instantly when the nibble changes.

To make sure only one digit is active at a time, we used another case block to create an active_digit signal that controls which digit is turned on. Since the digit enables are active-low, wel set one bit to 0 at a time based on the current digit_index, and all others to 1. Finally, we connected active_digit to the AN output and passed the switch values directly to the LED output for feedback. This project helped us understand how to implement multiplexing in hardware and how to break up a multi-digit display task into smaller logic blocks that work together.


```
// counter increment
  always @(posedge clk or negedge rst n)
     if (!rst n)
       refresh counter <= 0;
     else
       refresh_counter <= refresh_counter +
1;
  // extract nibble to display
  wire [2:0] digit index =
refresh counter[19:17];
  always @(digit index or SW)
     case (digit_index)
       3'd0: current nibble = SW[3:0];
       3'd1: current nibble = SW[7:4];
       3'd2: current nibble = SW[11:8];
       3'd3: current nibble = SW[15:12];
       3'd4: current nibble = SW[3:0];
       3'd5: current nibble = SW[7:4];
       3'd6: current_nibble = SW[11:8];
       3'd7: current nibble = SW[15:12];
       default: current nibble = 4'b0000;
     endcase
  // control which digit is active
  reg [7:0] active digit;
  always @(digit index)
     case (digit_index)
       3'd0: active_digit = 8'b11111110;
       3'd1: active digit = 8'b111111101;
       3'd2: active digit = 8'b11111011;
       3'd3: active digit = 8'b11110111;
       3'd4: active digit = 8'b11101111;
       3'd5: active digit = 8'b11011111;
       3'd6: active digit = 8'b101111111;
       3'd7: active_digit = 8'b01111111;
       default: active digit = 8'b11111111;
     endcase
  assign AN = active digit;
  assign LED = SW;
endmodule
```

Screenshot Proofs:


Schematic:



Resource Utilization Table:




Power Utilization:



Timing Summary:



Simulation Waveform:



Partner Contributions:

Team Member	Contribution	% Effort
Jonathan Huynh	Implementation, Debugging, Demo, Written Report	50%
Adam Godfrey	Verilog Code, Test Bench	50%