

# College of Engineering

California Polytechnic State University, Pomona

**ECE3300L** 

Experiment #6

GROUP K Hoang, Dalton - 016062800 Siu, Andy - 016205137

July 28th, 2025

#### **Introduction:**

In Lab 6, we designed and implemented a digital system on the Nexys A7-100T FPGA that integrates two BCD counters, an arithmetic logic unit (ALU), and a 7-segment display controller. The primary objective was to design an interactive counting system that allowed each counter to count up or down based on switch inputs. The outputs of these counters were then processed by a simple ALU capable of performing addition or subtraction. The final result was displayed on a 3-digit 7-segment display. The first two digits showed the ALU's result, while the third digit reflected the switch-controlled operational settings. Additional features included clock speed control using switches SW[4] through SW[0], direction control for each counter using switches SW[8] and SW[7], ALU operation selection using switches SW[5] and SW[6], and system-wide reset using BTN0 as the reset. LEDs were also used to monitor the raw binary output of the counters as a form of debugging. Overall, this lab provided hands-on experience in Verilog design and the integration of instantiated modules.

### **Design:**

alu.v: implements an arithmetic logic unit that takes two 4-bit BCD inputs and a 2-bit control signal to perform either addition or subtraction

```
23 module alu(
24
         input [3:0] A,
         input [3:0] B,
         input [1:0] ctrl,
26
27
28
         output reg [7:0] result
29
         );
30
31 🗆
         always @(*) begin
32 ⊡
            case (ctrl)
33
                                          // Add
                 2'b00: result = A + B;
34
                 2'b01: result = A - B; // Subtract
                default: result = 8'b000000000; // Default
35
36 🗀
            endcase
37 🗀
         end
38
39 endmodule
```

bcd\_counter.v: defines a BCD counter that increments or decrements a 4-bit value between 0 and 9 based on a direction control signal, and resets to 0 when the active-low reset is triggered.

```
22 module bcd counter(
23
      input wire bit direc,
                               // up = 1 and 0 = down
24
        input wire clk,
25
        input wire rst n,
26
27
28
        output reg [3:0] value
29 ;
30
31 🗆
       always @(posedge clk or negedge rst_n) begin
32 ⊡
           if (!rst_n)
33
                value <= 0;
34 ⊟
           else if (bit_direc)
35
                value <= (value == 9) ? 0 : value + 1;</pre>
36
           else
37 🗀
                value <= (value == 0) ? 9 : value - 1;
38 🗇
            end
39 endmodule
```

clk\_divider.v: implements a clock divider that uses a 32-bit counter to generate a slower clock signal by selecting the MSB of the counter based on a 5-bit input select, with an active-low reset to zero the counter.

```
25 module clk_divider(
        input wire clk,
27
        input wire [4:0] sel,
28
        input wire reset_n,
29
30
       output wire clk div,
31
        output reg [31:0] counter
32 ; );
33
34 !
        // Count up on every clock edge, reset on active-low reset
35 ⊟
       always @(posedge clk or negedge reset n) begin
36 ⊡
            if (!reset_n)
37
                counter <= 32'b0;
38 :
            else
39 🗀
                counter <= counter + 1;
40 🗀
       end
41
42
         assign clk_div = counter[sel];
43
44 @ endmodule
```

control\_decoder.v: passes a 4-bit ctrl\_in input directly to a 4-bit ctrl\_out output, allowing switch settings to be displayed on a 7-segment display.

```
22 module control decoder (
23
         input wire [3:0] ctrl_input,
                                          // SW8, SW7, SW6, SW5
24
25
         output wire [3:0] ctrl_output
                                           // Goes to 7-segment display
26
     );
27
28
         // Pass input directly to output
29
         assign ctrl_output = ctrl_input;
30
31 @ endmodule
32
```

seg7\_scan.v: implements a 3-digit 7-segment display scan that cycles through and displays the lower digit, upper digit, and control nibble.


```
22 module seg7 scan(
                                                 65
                                                                               4'h4: SEG = 7'b0011001;
23
       input wire [3:0] lower_digit,
24
       input wire [3:0] upper_digit,
25
      input wire clk.
                                                 66
                                                                               4'h5: SEG = 7'b0010010;
26
      input wire rst n,
      input wire [3:0] ctrl_nibble,
                                                 67
                                                                               4'h6: SEG = 7'b00000010;
28
29
      output reg [2:0] AN,
                                                                               4'h7: SEG = 7'b11111000;
                                                 68
      output reg [6:0] SEG
31 );
                                                                               4'h8: SEG = 7'b00000000;
                                                 69
      wire [3:0] curr_digit;
33
       reg [1:0] scan = 0:
34
      reg [15:0] counter_ref = 0;
                                                                               4'h9: SEG = 7'b0010000;
                                                 70
36
       // Refresh counter increments on every clock tick
                                                 71
                                                                               4'hA: SEG = 7'b0001000;
37 🖨
      always @(posedge clk) begin
38
         counter_ref <= counter_ref + 1;</pre>
                                                 72
                                                                               4'hb: SEG = 7'b00000011;
39 🖨
40
                                                 73
                                                                               4'hC: SEG = 7'b1000110;
41
       // Move scan position on slower tick
42 🖨
      always @(posedge counter_ref[15]) begin
43
         scan <= scan + 1;
                                                 74
                                                                               4'hd: SEG = 7'b0100001;
44 🖨
      end
45
                                                                               4'hE: SEG = 7'b0000110;
                                                 75
46
       // Select which digit to display based on scan
       assign curr_digit = (scan == 2'd0) ? lower_digit :
                                                 76
                                                                               4'hF: SEG = 7'b0001110;
48
                       (scan == 2'dl) ? upper_digit :
49
                                    ctrl nibble;
                                                                               default: SEG = 7'b11111111;
                                                 77
51
       // Segment control logic
52 🖨
      always @(*) begin
                                                 78
                                                                        endcase
53 ⊖
         case (scan)
           2'd0: AN = 3'b110;
                                                 79 A
                                                                 end
             2'd1: AN = 3'b101;
55
56
            2'd2: AN = 3'b011:
                                                 80
57
             default: AN = 3'blll;
58 🖨
         endcase
59
                                                          endmodule
60 🗀
         case (curr digit)
            4'h0: SEG = 7'b1000000;
             4'h1: SEG = 7'b1111001;
             4'h2: SEG = 7'b0100100;
             4'h3: SEG = 7'b0110000;
```

top\_lab6.v: connects all submodules to implement a hardware system that counts up/down in BCD, performs addition or subtraction based on switch settings, and displays the result and control state using a 3-digit 7-segment display and LEDs.

```
74
36 module top_lab6(
37
        input wire clk,
                                 75
                                              control decoder u ctrl dec(
38
        input wire [8:0] SW,
                                  76
                                                   .ctrl input(SW[8:5]),
39
        input wire BTN0,
40
                                  77
                                                   .ctrl output(ctrl nibble)
        output wire [7:0] LED,
41
                                  78
                                              1;
        output wire [7:0] AN,
42
43
        output wire [6:0] SEG
                                  79
44
        );
                                  80
                                              alu u alu(
45
                                                   .A(ones dig),
                                  81
        wire [3:0] ones_dig;
        wire [3:0] tens dig;
47
                                  82
                                                   .B(tens_dig),
        wire [3:0] ctrl_nibble;
48
                                  83
                                                   .ctrl(SW[6:5]),
        wire [31:0] count;
49
                                  84
                                                   .result(result)
50
        wire clk div;
        wire [7:0] result;
51
                                  85
                                              );
                                  86
53
        clk divider u clk div(
54
            .clk(clk),
                                  87
                                              seg7 scan u display(
55
            .reset_n(BTN0),
                                  88
                                                   .clk(clk),
56
            .sel(SW[4:0]),
57
            .counter(count),
                                  89
                                                   .rst n(BTN0),
58
            .clk div(clk div)
                                  90
                                                   .lower digit(result[3:0])
59
        );
                                  91
                                                   .upper digit(result[7:4])
60
        bcd counter u ones(
61
                                  92
                                                   .ctrl nibble(ctrl nibble)
62
            .clk(clk_div),
                                  93
                                                   .SEG (SEG),
63
            .bit direc(SW[7]),
64
            .rst_n(BTN0),
                                  94
                                                   .AN(AN)
65
            .value(ones_dig)
                                  95
                                              );
66
        );
                                  96
67
68
        bcd_counter u_tens(
                                  97
                                              assign LED = result;
            .clk(clk div),
                                              assign AN[7:3] = 5'blllll;
                                  98
70
            .bit_direc(SW[8]),
71
            .rst_n(BTN0),
                                 99
72
            .value(tens_dig)
                                 .00 🗭
                                        endmodule
73
        );
```

#### **Simulation:**

alu tb.v: Adds and subtracts digits 0 - 9




bcd\_counter\_tb.v: counts up from 0 - 9 and back down 9 - 0




clk\_divider\_tb.v: Verify increment and toggle on rising edge




control\_decoder\_tb.v: Verify inputs = outputs




seg7\_scan\_tb.v: Correctly cycles through and displays the lower, upper, and control digits on a 3-digit 7-segment display



## **Implementation:**





Video Link: <a href="https://youtu.be/4higxxSDsZA">https://youtu.be/4higxxSDsZA</a>

#### **Contributions:**

Andy Siu: (50%) Testbench, top, simulation, report, demo Dalton Hoang: (50%) source files, top, report, implementation