ECE3300L Lab 7

16-bit Barrel Shifter / Rotator &4-Digit 7-Segment Display

Group X

Czyrone Agbayani (BID: 014766336)

Caleb Jala-Guinto (BID: 015446587)

Objective:

The goal of this lab is to build a 16-bit barrel shifter and rotator displayed on four hexadecimal digits of a 7-segment display. It uses a fixed clock divider to generate both ~2 Hz for visible shifting and ~1 kHz for display scanning, and a tree of 2-to-1 multiplexers driven by a 4-bit shift-amount input to perform arbitrary left/right logical shifts or rotations . A push-button toggles the shift direction, another toggles between logical shift and rotate modes, and the center push-button resets the shifter. Debug LEDs LED7–LED0 light up to display the DIR, ROT, and SHAMT bits corresponding to the current shift settings.

Top Display Module:

```
`timescale lns / lps
 2
3 \( \bigcup \) module top_lab7(
 4
                      input wire clk,
 5
                      input wire [15:0] SW,
                     input btnU, btnD, btnL, btnR, btnC,
 7
                      output wire [7:0] LED,
                      output wire [6:0] seg,
                      output wire [7:0] an
10
                      );
11
12
                      wire clk 2khz, clk 1khz;
13
                      clock_divider_fixed clkdiv(.clk(clk), .clk_2khz(clk_2khz), .clk_1khz(clk_1khz));
14
15
                      wire dir_toggle, rot_toggle, shamt0_toggle, shamt1_toggle;
16
                      debounce_toggle dir(.clk_lkhz(clk_lkhz), .btn_raw(btnU), .toggle(dir_toggle));
17
                      debounce_toggle rot(.clk_lkhz(clk_lkhz), .btn_raw(btnD), .toggle(rot_toggle));
18
                      debounce_toggle shamt0(.clk_lkhz(clk_lkhz), .btn_raw(btnL), .toggle(shamt0_toggle));
19
                      debounce_toggle shamtl(.clk_lkhz(clk_lkhz), .btn_raw(btnR), .toggle(shamtl_toggle));
20
21
                      wire [1:0] shamt high;
22
                      shamt counter count(.clk(clk lkhz), .btnc(btnC), .shamt high(shamt high));
23
                      wire [3:0] shamt = {shamt high, shamt1 toggle, shamt0 toggle};
24
25
26
                      wire [15:0] barrel out;
27
                      barrel_shifter16 barrel(
28
                                               .DATA_IN(SW),
29
                                               .SHAMT (shamt),
30
                                               .DIR(dir_toggle),
                                               .ROTATE(rot_toggle),
31
                                               .DATA_OUT(barrel_out)
32
33
```


```
34
35
                     wire [6:0] seg0, seg1, seg2, seg3;
                     hex_to_7seg h0(.hex(barrel_out[3:0]), .seg(seg0));
36 :
37
                     hex_to_7seg hl(.hex(barrel_out[7:4]), .seg(segl));
38 !
                     hex_to_7seg h2(.hex(barrel_out[11:8]), .seg(seg2));
39
                     hex_to_7seg h3(.hex(barrel_out[15:12]), .seg(seg3));
40
41
                     wire [6:0] blank = 7'bllllllll;
42
                     seg7_scan8 scanner(
43
                                        .clk_lkhz(clk_lkhz),
44
                                        .seg0(seg0),
45
                                        .segl(segl),
46
                                        .seg2(seg2),
47
                                        .seg3(seg3),
48
                                        .seg4(blank),
49
                                        .seg5(blank),
50
                                        .seg6(blank),
51
                                        .seg7(blank),
52
                                        .an(an),
53
                                        .seg(seg)
54
                                       );
55
56
                     assign LED[7:0] = {2'b00, shamt, rot_toggle, dir_toggle};
57
58 endmodule
```

XDC File:

```
6 i # Clock signal
   create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {clk}];
10
11
   ##Switches
13 set_property -dict { PACKAGE_PIN J15 | IOSTANDARD LVCMOS33 } [get_ports { SW[0] }]; #IO_L24N_T3_RSO_15_Sch=sv[0]  
14 set_property -dict { PACKAGE_PIN L16 | IOSTANDARD LVCMOS33 } [get_ports { SW[1] }]; #IO_L3N_T0_DQS_EMCCLK_14_Sch=sv[1]
15 set property -dict { PACKAGE PIN M13 IOSTANDARD LVCMOS33 } [get ports { SW[2] }]; #IO L6N TO D08 VREF 14 Sch=sv[2]
set property -dict { PACKAGE PIN R17
                                   IOSTANDARD LVCMOS33 } [get ports { SW[4] }]; #IO L12N T1 MRCC 14 Sch=sw[4]
18 set property -dict { PACKAGE_PIN T18 IOSTANDARD LVCMOS33 } [get ports { SW[5] }]; #IO L7N T1 D10 14 Sch=sv[5]
19 set_property -dict { PACKAGE_PIN U18 IOSTANDARD LVCMOS33 } [get_ports { SW[6] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
   set property -dict { PACKAGE PIN R13 IOSTANDARD LVCMOS33 } [get ports { SW[7] }]; #IO L5N TO D07 14 Sch=sw[7]
25
   28 set property -dict { PACKAGE PIN V10 IOSTANDARD LVCMOS33 } [get ports { SW[15] }]; #IO L21P T3 DQS 14 Sch=sw[15]
29
3.0
31 ## LEDs
32
33 | set property -dict { PACKAGE_PIN H17 | IOSTANDARD LVCMOS33 } [get ports { LED[0] }]; #IO L18P T2 A24 15 Sch=led[0]
34 set property -dict { PACKAGE PIN K15 IOSTANDARD LVCMOS33 } [get ports { LED[1] }]; #IO L24P T3 RS1 15 Sch=led[1]
35 set property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [get_ports { LED[2] }]; #IO_L17N_T2_A25_15_Sch=led[2] 
36 set_property -dict { PACKAGE_PIN N14 IOSTANDARD LVCMOS33 } [get_ports { LED[3] }]; #IO_L8P_T1_D11_14_Sch=led[3]
37 set property -dict { PACKAGE PIN R18 IOSTANDARD LVCMOS33 } [get ports { LED[4] }]; #IO L7P T1 D09 14 Sch=led[4]
set property -dict { PACKAGE PIN U17
                                   IOSTANDARD LVCMOS33 } [get_ports { LED[6] }]; #IO_L17P_T2_A14_D30_14 Sch=led[6]
40 | set property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS33 } [get ports { LED[7] }]; #IO L18P T2 A12 D28 14 Sch=led[7]
58 | #7 segment display
59
61 | set_property -dict { PACKAGE_PIN R10
                                   IOSTANDARD LVCMOS33 } [get_ports { seg[1] }]; #IO_25_14 Sch=cb
62 set property -dict { PACKAGE PIN K16 IOSTANDARD LVCMOS33 } [get ports { seg[2] }]; #IO 25 15 Sch=cc
63 set property -dict { PACKAGE_PIN K13
                                   IOSTANDARD LVCMOS33 } [get_ports { seg[3] }]; #IO_L17P_T2_A26_15 Sch=cd
64 set property -dict { PACKAGE_PIN P15
                                   IOSTANDARD LVCMOS33 } [get ports { seg[4] }]; #IO L13P T2 MRCC 14 Sch=ce
65 set_property -dict { PACKAGE_PIN T11
                                   IOSTANDARD LVCMOS33 } [get_ports { seg[5] }]; #IO_L19P_T3_A10_D26_14 Sch=cf
66 set property -dict { PACKAGE_PIN L18 IOSTANDARD LVCMOS33 } [get ports { seg[6] }]; #IO L4P TO D04 14 Sch=cg
67
68 | #set property -dict ( PACKAGE PIN H15 | IOSTANDARD LVCMOS33 ) [get ports ( dp )]; #IO L19N T3 A21 VREF 15 Sch=dp
69
70 set property -dict { PACKAGE PIN J17 IOSTANDARD LVCMOS33 } [get ports { an[0] }]; #IO L23P T3 FOE B 15 Sch=an[0]
71 set property -dict { PACKAGE PIN J18 | IOSTANDARD LVCMOS33 } [get ports { an[1] }]; #IO L23N T3 FWE B 15 Sch=an[1] 72 set property -dict { PACKAGE PIN T9 | IOSTANDARD LVCMOS33 } [get ports { an[2] }]; #IO L24P T3 A01 D17 14 Sch=an[1]
                                   IOSTANDARD LVCMOS33 } [get_ports { an[2] }]; #IO L24P T3 A01 D17 14 Sch=an[2]
73 set property -dict { PACKAGE_PIN J14 IOSTANDARD LVCMOS33 } [get ports { an[3] }]; #IO_L19P T3_A22_15_Sch=an[3]
74 set property -dict { PACKAGE PIN P14 | IOSTANDARD LVCMOS33 } [get ports { an [4] }]; #IO L8N T1 D12 14 Sch=an[4]  
75 set property -dict { PACKAGE PIN T14 | IOSTANDARD LVCMOS33 } [get ports { an [5] }]; #IO L14P T2 SRCC 14 Sch=an[5]
   76
77 !
78
79
80 ##Buttons
81
82 | #set property -dict ( PACKAGE PIN C12 IOSTANDARD LVCMOS33 ) [get ports ( CPU RESETN )]; #IO L3P TO DQS AD1P 15 Sch=cpu resetn
83
84 set_property -dict { PACKAGE_PIN N17 IOSTANDARD LVCMOS33 } [get_ports { btnC }]; #IO_L9P_T1_DQS_14 Sch=btnc 85 set_property -dict { PACKAGE_PIN M18 IOSTANDARD LVCMOS33 } [get_ports { btnU }]; #IO_L4N_T0_D05_14 Sch=btnu
87 | set property -dict { PACKAGE_PIN M17
                                   IOSTANDARD LVCMOS33 } [get ports { btnR }]; #IO L10N T1 D15 14 Sch=btnr
```

Test Benches:

barrel_shifter16_tb:



debounce_toggle_tb:

							1,000.000 ns
Name	Value			400.000 ns			900.000 ns
¼ c	z 0				 	 	
¼ b 1å t	. 0						
7⊌ t	e X						

seg7_scan8_tb:

											1,000.000 ns
Name	Value	0.000 ns	100.000 ns	200.000 ns	300.000 ns	400.000 ns	500.000 ns	600.000 ns	700.000 ns	800.000 ns	900.000 ns
₩ cz	0										
> W se	3f						3f				
> ₩ se	06					'	06				
> ₩ se	5b					'	5b				
> ₩ se	4f					·	f				
> W se	66					·	66				
> ₩ se	6d					'	id				
> ₩ se	7d						7d.				
> ₩ se	07)7				
> ₩ an	fd			fe			X		fd		
> 16f S]	06			3 f			X		06		

Video Link:

https://youtube.com/shorts/k7fVS1Bpjj8?feature=share

Contributions:

Czyrone (50%) - Verilog code, Physical demo Caleb (50%) - Testbenches Both worked on the lab report together and troubleshooted code

Reflections:

This lab required more debugging than anticipated. The clock divider sometimes produced jittery pulses until fixing the reset synchronization. The button debounce occasionally mistoggled the direction and rotate signals, then we fixed the shift-register sampling depth. The 7-segment display showed faint ghost digits until they fixed the scan-timing logic and corrected pin assignments in the constraints file. Overall, these challenges reinforced the critical role of precise clock-domain isolation, debounce timing, and accurate pin mapping in FPGA design.