ECE 3300 Lab 3 Group J

Introduction

In this lab, we designed a 16-to-1 multiplexer using gate-level 2x1 multiplexers in Verilog. We will be able to control the MUX using the pushbuttons on the Nexys A7 board, which must behave like switches using toggle logic. This requires implementing a debouncing system and a toggle flip-flop for each select bit. The output of the multiplexer will be shown on LED0, while the inputs will be fed from the 16 switches.

Verilog Code

mux2x1: Implements a basic 2-to-1 multiplexer using NOT, AND, and OR gates.

mux16x1: Constructs a 16-to-1 multiplexer by using multiple mux2x1 modules across four levels using generate loops

debounce: Filters a noisy pushbutton input by using a 3-bit shift register to confirm stable high or low states.

```
module toggle_switch (
                      input clk,
                     input rst,
                     input btn_raw,
                      output reg state
wire btn_clean;
reg btn prev;
debounce db (.clk(clk), .btn_in(btn_raw), .btn_clean(btn_clean));
 always @(posedge clk) begin
   if (rst) begin
       state <= 0;
       btn_prev <= 0;
   end else begin
      if (btn_clean && !btn_prev)
           state <= ~state:
       btn_prev <= btn_clean;
```

toggle_switch: Implements a toggle flip-flop that changes state only on a debounced rising edge of a button press, and resets cleanly with rst.

top_mux_lab3: Top-level module that connects the 16 inputs (SW) to the 16x1 MUX and uses four pushbuttons as toggle-controlled select lines to display one selected input on LED0.

```
### Clock signal
act property -dict [ PACKAGE_PIN E3 TOSTANDARD LVCMOS33 ] [get_ports [clk]]; ### LIDE | T. NECC_3S Sch-clk100mhr
create_clock -add -name sys_clk_pin -period 10.00 -waveform [0 5] [get_ports [clk]];

#### ACKAGE_PIN JIS TOSTANDARD LVCMOS33 ] [get_ports [SM[0]]]; ### LIDE | T. NECC_3S Sch-clk100mhr
act property -dict [ PACKAGE_PIN LIS TOSTANDARD LVCMOS33 ] [get_ports [SM[0]]]; ### LIDE | T. NECC_3S Sch-ck[0] |

#### ACKAGE_PIN LIS TOSTANDARD LVCMOS33 ] [get_ports [SM[0]]]; ### LIDE | T. NECC_3S Sch-ck[0] |

#### ACKAGE_PIN LIS TOSTANDARD LVCMOS33 ] [get_ports [SM[0]]]; ### LIDE | T. NECC_3S Sch-ck[0] |

#### ACKAGE_PIN LIS TOSTANDARD LVCMOS33 ] [get_ports [SM[0]]]; ### LIDE | T. NECC_3S Sch-ck[0] |

#### ACKAGE_PIN LIS TOSTANDARD LVCMOS33 ] [get_ports [SM[0]]]; ### LIDE | T. NECC_3S Sch-ck[0] |

#### ACKAGE_PIN LIS TOSTANDARD LVCMOS33 ] [get_ports [SM[0]]]; ### LIDE | T. NECC_3S Sch-ck[0] |

#### ACKAGE_PIN LIS TOSTANDARD LVCMOS33 ] [get_ports [SM[0]]]; ### LIDE | T. NECC_3S Sch-ck[0] |

#### ACKAGE_PIN LIS TOSTANDARD LVCMOS33 ] [get_ports [SM[0]]]; ### LIDE | T. NECC_3S Sch-ck[0] |

#### ACKAGE_PIN LIS TOSTANDARD LVCMOS33 ] [get_ports [SM[0]]]; ### LIDE | T. NECC_3S Sch-ck[0] |

#### ACKAGE_PIN LIS TOSTANDARD LVCMOS33 ] [get_ports [SM[0]]]; ### LIDE |

#### ACKAGE_PIN LIS TOSTANDARD LVCMOS33 ] [get_ports [SM[0]]]; ### LIDE |

#### ACKAGE_PIN LIS TOSTANDARD LVCMOS33 ] [get_ports [SM[0]]]; ### LIDE |

#### ACKAGE_PIN LIS TOSTANDARD LVCMOS33 ] [get_ports [SM[0]]]; ### LIDE |

#### ACKAGE_PIN LIS TOSTANDARD LVCMOS33 ] [get_ports [SM[0]]]; ### LIDE |

#### LIDE |

#### ACKAGE_PIN LIS TOSTANDARD LVCMOS33 ] [get_ports [SM[0]]]; ### LIDE |

#### LIDE |

####
```

xdc file


```
module top_mux_lab3_tb;
     reg clk;
     reg rst;
     reg [15:0] SW;
reg btnU, btnD, btnL, btnR;
     wire LEDO;
     top_mux_lab3 uut (
          .clk(clk),
          .SW(SW),
.btnU(btnU),
          .btnD(btnD),
.btnL(btnL),
          .btnR(btnR),
          .LEDO(LEDO)
     // Clock generation initial begin
     forever \$5 clk = ~clk; // 10ns clock period end
  // Button pulse tasks
 task pulse_btnD;
     btnD = 1; #20; btnD = 0; end
     begin
 endtask
 task pulse_btnR;
     btnR = 1; #20; btnR = 0; end
     begin
 endtask
 task pulse_btnL;
     btnL = 1; #20; btnL = 0; end
 endtask
 task pulse_btnU;
     btnU = 1; #20; btnU = 0; end
    begin
 endtask
initial begin
    // Initialize inputs
    rst = 1;
    SW = 16*bb000_0000_0000_1001;
    btnU = 0;
    btnD = 0;
    btnL = 0;
    btnR = 0;
    #20;
rst = 0;
    pulse_btnD; // sel[0] = 1
#50;
     pulse_btnR; // sel[1] = 1
#50;
    pulse_btnL; // sel[2] = 1
#50;
     pulse_btnU; // sel[3] = 1
#50;
    // Set SW[15] = 1, should be selected by mux SW[15] = 1;
    $display("Final LEDO value (expecting SW[15] = 1): %b", LEDO); %50;
```

testbench

Vivado Utilization

Name	Constraints	Status	WNS	TNS	WHS	THS	WBSS	TPWS	Total Power	Failed Routes	Methodology	RQA Score	QoR Suggestions	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy
✓ ✓ synth_1	constrs_1	synth_design Complete!												12	24	0	0	0	6/30/25, 11:26 AM	00:01:06	Vivado Synthesis Defau
✓ impl_1	constrs_1	route_design Complete!	8.285	0.000	0.152	0.000		0.000	0.100	0	6 Warn			12	24	0	0	0	6/30/25, 11:28 AM	00:02:02	Vivado Implementation

Testbench Waveform



Group Video Link

https://www.youtube.com/shorts/S5ORQwUqNxM

Reflection

This lab provided valuable hands-on experience in combining smaller modules into a larger, functional design. Implementing a 16-to-1 multiplexer using gate-level 2x1 multiplexers deepened my understanding of modular design and how basic logic components can be composed to build more complex systems. Overall, this lab reinforced concepts in digital design, Verilog modularization, and hardware interfacing on an FPGA.

Partner Contribution

Sean Go - code, lab report, and video demonstration Ryan Tran - code, lab report