

College of Engineering

California Polytechnic State University, Pomona

ECE3300L

Experiment #6

GROUP K Hoang, Dalton - 016062800 Siu, Andy - 016205137

July 28th, 2025

Introduction:

In Lab 6, we designed and implemented a digital system on the Nexys A7-100T FPGA that integrates two BCD counters, an arithmetic logic unit (ALU), and a 7-segment display controller. The primary objective was to design an interactive counting system that allowed each counter to count up or down based on switch inputs. The outputs of these counters were then processed by a simple ALU capable of performing addition or subtraction. The final result was displayed on a 3-digit 7-segment display. The first two digits showed the ALU's result, while the third digit reflected the switch-controlled operational settings. Additional features included clock speed control using switches SW[4] through SW[0], direction control for each counter using switches SW[8] and SW[7], ALU operation selection using switches SW[5] and SW[6], and system-wide reset using BTN0 as the reset. LEDs were also used to monitor the raw binary output of the counters as a form of debugging. Overall, this lab provided hands-on experience in Verilog design and the integration of instantiated modules.

Design:

alu.v: implements an arithmetic logic unit that takes two 4-bit BCD inputs and a 2-bit control signal to perform either addition or subtraction

```
22 :
23 module alu(
24
        input [3:0] A,
25
        input [3:0] B,
26
        input [1:0] ctrl,
27
        output reg [7:0] result
28
        );
29 !
30 ⊡
       always @(*) begin
31 🗇
           case (ctrl)
32
                2'b00: result = A + B; // Add
33
                2'b01: result = A - B; // Subtract
                default: result = 8'b000000000; // Default
34 !
            endcase
35 🗀
36 🗀
         end
37
38 endmodule
```

bcd_counter.v: defines a BCD counter that increments or decrements a 4-bit value between 0 and 9 based on a direction control signal, and resets to 0 when the active-low reset is triggered.

```
22 - module bcd counter(
23
       input wire clk,
24
        input wire rst n,
25
       input wire dir,
                                   // up = 1 and 0 = down
        output reg [3:0] value
26 !
27 );
28 :
29 🗇
      always @(posedge clk or negedge rst_n) begin
30 🖨
            if (!rst_n)
                value <= 0;
31 ;
32 🗇
            else if (dir)
33 !
                value <= (value == 9) ? 0 : value + 1;
34
            else
35 🖨
                value <= (value == 0) ? 9 : value - 1;</pre>
36 🗀
            end
37 endmodule
```

clk_divider.v: implements a clock divider that uses a 32-bit counter to generate a slower clock signal by selecting the MSB of the counter based on a 5-bit input select, with an active-low reset to zero the counter.

```
24
25 module clk divider (
       input wire clk,
27
        input wire [4:0] sel,
28
        input wire reset n,
29
30
       output wire clk_div,
       output reg [31:0] counter
31
32 ; );
33
34 :
       // Count up on every clock edge, reset on active-low reset
35 ⊡
       always @(posedge clk or negedge reset_n) begin
36 ⊡
            if (!reset_n)
                counter <= 32'b0;
37
             else
39 🗀
                counter <= counter + 1;
40 🗇
       end
41
42
       assign clk_div = counter[sel];
43
44 @ endmodule
45
```

control_decoder.v: passes a 4-bit ctrl_in input directly to a 4-bit ctrl_out output, allowing switch settings to be displayed on a 7-segment display.

```
module control_decoder(

input wire [3:0] ctrl_in, // SW8, SW7, SW6, SW5

output wire [3:0] ctrl_out // Goes to 7-segment display

);

// Pass input directly to output
assign ctrl_out = ctrl_in;

endmodule

endmodule
```

seg7_scan.v: implements a 3-digit 7-segment display scan that cycles through and displays the lower digit, upper digit, and control nibble.


```
// Segment control logic
21
22 module seg7_scan(
                                                             52 🖯
                                                                       always @(*) begin
23 :
        input wire [3:0] lower_digit,
                                                             53 E
                                                                           case (scan)
        input wire [3:0] upper_digit,
2.4
                                                             54
                                                                               2'd0: AN = 3'b110;
25
        input wire clk,
                                                             55
                                                                               2'd1: AN = 3'b101;
26
        input wire rst n,
                                                             56
                                                                               2'd2: AN = 3'b011;
27
       input wire [3:0] ctrl_nibble,
                                                             57
                                                                               default: AN = 3'bll1;
28
                                                             58 🖨
                                                                           endcase
29
        output reg [2:0] AN,
                                                             59
30
        output reg [6:0] SEG
31
  );
                                                             60 ⊝
                                                                          case (current digit)
32
        wire [3:0] current_digit;
                                                             61
                                                                              4'h0: SEG = 7'b1000000;
33
        reg [1:0] scan = 0;
                                                                               4'h1: SEG = 7'b11111001;
34
        reg [15:0] refresh counter = 0;
                                                             63
                                                                              4'h2: SEG = 7'b0100100;
35
                                                                               4'h3: SEG = 7'b0110000;
                                                            64
36
        // Refresh counter increments on every clock tick
37 ⊖
                                                             65
                                                                               4'h4: SEG = 7'b0011001;
        always @(posedge clk) begin
38
          refresh_counter <= refresh_counter + 1;
                                                             66
                                                                               4'h5: SEG = 7'b0010010;
39 🖨
                                                                               4'h6: SEG = 7'b00000010;
40
                                                             68
                                                                               4'h7: SEG = 7'b1111000;
41
        // Advance scan position on slower tick
                                                                               4'h8: SEG = 7'b00000000;
                                                             69
42 🖯
        always @(posedge refresh_counter[15]) begin
                                                                               4'h9: SEG = 7'b0010000;
                                                             70
43
           scan <= scan + 1;
                                                             71 :
                                                                               4'hA: SEG = 7'b0001000;
44 🗀
        end
                                                                              4'hb: SEG = 7'b0000011;
45
46
        // Select which digit to display based on scan
                                                             73
                                                                              4'hC: SEG = 7'b1000110;
47
        assign current digit = (scan == 2'd0) ? lower digit :
                                                             74
                                                                               4'hd: SEG = 7'b0100001;
                            (scan == 2'dl) ? upper_digit :
48
                                                             75
                                                                               4'hE: SEG = 7'b0000110;
49
                                            ctrl nibble;
                                                             76
                                                                               4'hF: SEG = 7'b0001110;
50
                                                             77
                                                                               default: SEG = 7'b1111111;
51
        // Segment control logic
                                                             78 🗀
                                                                           endcase
52 🖨
        always @(*) begin
                                                             79 🖨
53 🖯
           case (scan)
                                                                       end
54
               2'd0: AN = 3'b110;
                                                             80
55
               2'd1: AN = 3'b101;
                                                             81 @ endmodule
56
               2'd2: AN = 3'b011;
57
               default: AN = 3'bll1;
58 🗀
```

top_lab6.v: connects all submodules to implement a hardware system that counts up/down in BCD, performs addition or subtraction based on switch settings, and displays the result and control state using a 3-digit 7-segment display and LEDs.

```
75 :
                                                               control decoder u ctrl dec(
36 nodule top_lab6(
                                                                     .ctrl_in(SW[8:5]),
                                                  76
37
       input wire clk,
                                                  77
                                                                     .ctrl_out(ctrl_nibble)
38
        input wire [8:0] SW,
       input wire BTN0,
39
                                                  78
                                                               );
40
41
       output wire [7:0] LED,
                                                  79
42
       output wire [7:0] AN,
                                                  80
                                                               alu u alu(
       output wire [6:0] SEG
43
                                                  81
                                                                     .A(ones),
45
46
       wire [3:0] ones;
                                                  82
                                                                     .B(tens),
47
       wire [3:0] tens;
                                                  83
                                                                     .ctrl(SW[6:5]),
       wire [3:0] ctrl_nibble;
48
49
       wire [31:0] count;
                                                  84
                                                                     .result(result)
50
       wire clk_div;
                                                  85
                                                               );
51
       wire [7:0] result;
52
                                                  86
53
       clk_divider u_clk_div(
                                                  87
                                                               seg7_scan u_display(
54
           .clk(clk),
55
          .reset_n(BTN0),
                                                                     .clk(clk),
                                                  88
          .sel(SW[4:0]),
57
          .counter(count),
                                                  89
                                                                     .rst n(BTN0),
58
           .clk_div(clk_div)
                                                  90
                                                                     .lower digit(result[3:0]),
59
60
                                                                     .upper digit(result[7:4]),
                                                  91
61
       bcd_counter u_ones(
62
         .clk(clk_div),
                                                  92
                                                                     .ctrl nibble(ctrl nibble),
63
           .dir(SW[7]),
                                                  93
                                                                     .seg(SEG),
           .rst_n(BTN0),
64
65
           .value(ones)
                                                  94
                                                                     .an(AN)
66
       );
                                                  95
                                                               );
67
68
       bcd_counter u_tens(
                                                  96
69
          .clk(clk_div),
70
           .dir(SW[8]),
                                                  97
                                                               assign LED = result;
71
           .rst_n(BTN0),
                                                  98
                                                               assign AN[7:3] = 5'blllll1;
72
           .value(tens)
73
                                                  99
74
                                                 100 🖨
75
       control_decoder u_ctrl_dec(
                                                         endmodule
           .ctrl in(SW[8:5]),
```

Simulation:

alu tb.v: Adds and subtracts digits 0 - 9




bcd_counter_tb.v: counts up from 0 - 9 and back down 9 - 0




clk_divider_tb.v: Verify increment and toggle on rising edge




control_decoder_tb.v: Verify inputs = outputs




seg7_scan_tb.v: Correctly cycles through and displays the lower, upper, and control digits on a 3-digit 7-segment display



Implementation:





Video Link: https://youtu.be/4higxxSDsZA

Contributions:

Andy Siu: (50%) Testbench, top, simulation, report, demo Dalton Hoang: (50%) source files, top, report, implementation