

Lab 8 Report

Jonathan Huynh #016137719

Adam Godfrey #015981472

Instructor: Dr. Mohamed Aly *Class:* ECE 3300L .E02-OU - Verilog Design

August 14th, 2025

Code with Explanation:

Clock Divider

Explanation

The clock_divider_fixed module generates two slower clocks for us, 1k at 1 kHz and the pwm at 20 kHz via dividing the two. Since they have independent counters, both counters are reset when rst_n is active low, which helps create a clean output. It also will toggle each output when its respective counter reaches target count. Through this, we allow separate timing signals for control and PWM driving with a single CLK input.

Code

```
module clock divider fixed #(
   parameter integer INPUT HZ = 100 000 000,
    parameter integer TICK1 HZ = 1 000,
    parameter integer PWM HZ = 20 000
) (
    input wire clk_in,
    input wire rst n,
    output reg clk 1k,
   output reg clk pwm
);
    localparam integer DIV1H = (INPUT HZ/TICK1 HZ)/2;
    localparam integer DIVPMH = (INPUT HZ/PWM HZ)/2;
    reg [$clog2(DIV1H):0] c1;
    reg [$clog2(DIVPMH):0] c2;
    always @(posedge clk in or negedge rst n) begin
        if (!rst n) begin
           c1 <= 0;
           clk 1k \le 0;
            c2 <= 0;
            clk_pwm <= 0;
        else begin
        if (c1 == DIV1H-1) begin
            c1 <= 0;
            clk 1k <= ~clk 1k;
            end
        else
            c1 <= c1+1;
        if (c2 == DIVPMH-1) begin
            c2 <= 0;
            clk pwm <= ~clk pwm;
            end
        else
            c2 \le c2+1;
        end
    end
endmodule
```

Debounce

Explanation

The debounce module filters out the rapid on/off transitions caused by mechanical switch bouncing, ensuring a clean signal for processing. Without debouncing, unwanted multiple triggers could occur.

Code

```
module debounce onepulse #(
    parameter integer STABLE_TICKS = 20
) (
    input wire clk,
    input wire rst n,
    input wire din,
    output reg pulse
);
    reg d0, d1;
    reg stable, stable q;
    reg [$clog2(STABLE TICKS+1)-1:0] cnt;
    always @(posedge clk or negedge rst n) begin
        if (!rst n) begin d0 \le 0; d1 \le 0; end else begin d0 \le din; d1 \le d0; end
    always @(posedge clk or negedge rst n) begin
        if (!rst_n) begin cnt<=0; stable<=0; end
        else if (d1 != stable) begin
            if (cnt==STABLE TICKS) begin stable<=d1; cnt<=0; end
            else cnt<=cnt+1;</pre>
        end else cnt<=0;
    end
    always @(posedge clk or negedge rst_n) begin
        if (!rst n) begin stable q<=0; pulse<=0; end</pre>
        else begin pulse <= (~stable q) & stable; stable q <= stable; end
    end
endmodule
```

Load FSM

Explanation

Load_fsm is a finite state machine that cycles through our four slots, it activates one at a time when we see a load_pulse. It outputs a 2-bit slot index and one encoded. While it also will generate individual signals for our reset, red, green, and blue channels depending on the input.

```
Code
module load fsm(
    input wire clk,
    input wire rst n,
    input wire load pulse,
    output reg [1:0] slot,
    output wire [3:0] slot onehot,
    output reg wr res, wr r, wr g, wr b
);
    assign slot onehot = 4'b0001 << slot;</pre>
    always @(posedge clk or negedge rst n) begin
        if (!rst_n) slot <= 2'd0;</pre>
        else if (load pulse) slot <= slot + 2'd1;
    end
    always @* begin
        wr_res = 0; wr_r = 0; wr_g = 0; wr_b = 0;
        case (slot)
            2'd0: wr res = load pulse;
            2'd1: wr_r = load pulse;
            2'd2: wr g = load pulse;
            2'd3: wr b = load pulse;
        endcase
    end
endmodule
```

PWM Core

Explanation

With this, we have a module drive three independent PWM outputs in R,G,B, using a shared counter that repeats every period + 1 ticks. Each channel is clamped to ensure it never exceeds effective period, preventing errors and oddity outputs. Each clock, the counter will reset at end of period and the PWM output is high while cnt is less than clamped.

Code

```
module pwm_core(
   input wire clk,
   input wire rst_n,
   input wire [7:0] period,
   input wire [7:0] duty_r, duty_g, duty_b,
   output reg pwm_r, pwm_g, pwm_b
);
   wire [8:0] eff_period = {1'b0, period} + 9'd1;

function [8:0] clamp9(input [7:0] d);
      clamp9 = ( {1'b0,d} >= eff_period ) ? (eff_period - 9'd1) : {1'b0,d};
   endfunction
```

```
reg [8:0] cnt;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) cnt <= 0;
    else if (cnt == eff_period - 1) cnt <= 0;
    else cnt <= cnt + 1;
end

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) {pwm_r, pwm_g, pwm_b} <= 0;
    else begin
        pwm_r <= (cnt < clamp9(duty_r));
        pwm_g <= (cnt < clamp9(duty_g));
        pwm_b <= (cnt < clamp9(duty_b));
    end
end
endmodule</pre>
```

RGB LED Driver

Explanation


Our module routes the PWM to red, green, and blue channels here. It has option to invert as well if active-low. Through this, we give the behavior ability to adapt to different LEW configs without changing core logic, which makes it more simple and flexible.

Code


```
module rgb led driver #(parameter ACTIVE LOW=0)(
    input wire pwm_r, pwm_g, pwm_b,
    output wire led r, led g, led b
);
    generate
        if (ACTIVE LOW) begin
            assign led r = \sim pwm r;
            assign led g = \sim pwm g;
            assign led b = \sim pwm b;
        end else begin
            assign led r = pwm r;
            assign led g = pwm g;
            assign led b = pwm b;
        end
    endgenerate
endmodule
```

Screenshot Proofs:

Resource Utilization Table:



Power Utilization:





Timing Summary:



Simulation Waveforms:

PWM Core:






Board Photo:

Low Brightness High Brightness Fully On/Off Red Green





Partner Contributions:

Team Member	Contribution	% Effort
Jonathan Huynh	Code: [Clock Divider, Debounce, Load FSM] Testbench: [Clock Divider, Debounce, Load FSMr] Additional: Synthesis/Implementation and Demo	50%
Adam Godfrey	Code: [Top Module, RGB Driver, PWM Core] Testbench: [Top Module, RGB Driver, PWM Core] Additional: Simulation and Lab Report	50%