## Lab 6: Dual BCD Up/Down Counters.

# ALU, and Control Display on 7-Segment


Priyanka Ravinder and Raj Gokidi

07/25/2025

#### **Introduction:**

The purpose of this experiment was to write a program which is able to both implement and simulate arithmetic operations using a 4-bit ALU, convert binary outputs to BCD and show the results on a 7-segment display. The program should be able to perform all these operations with the use of control inputs. Once the results are converted to BCD, it is then shown on the 7-segment display via multiplexing. After the program was implemented and tested using the board, we were also able to simulate it in Vivado and capture the waveforms. The lab ultimately lets us explore arithmetic, display controls and BCD conversions using the Nexys A7-100T FPGA board.

#### **Waveforms:**




alu tb waveform


Bcd\_counter\_tb



### Clock\_divider\_tb



## Control\_decoder\_tb



top\_lab6\_tb

### **Code:**

<u>alu.v</u>

module alu(

input [3:0] A,

input [3:0] B,

input [1:0] ctrl,

output reg [7:0] result

);

always @(\*) begin

case (ctrl)

```
2'b00: result = A+B;
2'b01: result = A-B;
default: result = 0;
endcase
end
endmodule
Bcdcounter.v
`timescale 1ns / 1ps
module bcd_counter(
  input clk_div,//divided clock
  input BTN0,// active low reset
  input dir_bit, // direction bit
  output reg [3:0] BCD // 4 bit BCD
  );
  always @(posedge clk_div or negedge BTN0) begin
    if (!BTN0) begin
    //resetbcd value
       BCD \le 4'd0;
    end else begin
       if (dir_bit) begin
         if (BCD == 4'd9) begin
            BCD \le 4'd0;
```

```
end else begin
           BCD \leq BCD + 4'd1;
         end
       end else begin
         if (BCD == 4'd0) begin
           BCD \le 4'd9;
         end else begin
           BCD <= BCD - 4'd1;
         end
      end
    end
  end
endmodule
clockdivider.v
module clock_divider
input clk,
input BTN0,
input [4:0] sel,
output reg [31:0] cnt,
output clk_div
);
```

```
always @(posedge clk or negedge BTN0)
begin
if (!BTN0)
cnt \le 32'b0;
else
cnt \le cnt + 1;
end
assign clk div = cnt[sel];
endmodule
Seg7scan.v
`timescale 1ns / 1ps
module seg7_scan(
                  // 100 MHz board clock
  input clk,
  input BTN0,
                        // Active-low reset
  input [3:0] digit0,
                         // lower nibble result
  input [3:0] digit1,
                          //upper nibble result
  input [3:0] digit2,
                         // control nibble
  output reg [6:0] SEG,
                             // Segment lines a-g
  output reg [3:0] AN
                            // Anode lines (active low)
  );
  reg [15:0] refresh_counter = 0;
  always @(posedge clk or negedge BTN0) begin
```

```
if (!BTN0)
refresh counter <= 16'd0;
else
refresh_counter <= refresh_counter + 1;</pre>
end
wire [1:0] sel = refresh_counter[15:14];
reg [3:0] current_digit;
always @(*) begin
case (sel)
2'd0: current_digit = digit0;
2'd1: current_digit = digit1;
2'd2: current_digit = digit2;
default: current_digit = 4'd0;
endcase
end
  always @(*) begin
   case (sel)
     2'd0: AN = 4'b1110; // enable digit0
     2'd1: AN = 4'b1101; // enable digit1
     2'd2: AN = 4'b1011;
     default: AN = 4'b1111;
   endcase
end
```

```
always @(*) begin
    case (current_digit)
4'h0: SEG = 7'b1000000;
4'h1: SEG = 7'b1111001;
4'h2: SEG = 7'b0100100;
4'h3: SEG = 7'b0110000;
4'h4: SEG = 7'b0011001;
4'h5: SEG = 7'b0010010;
4'h6: SEG = 7'b0000010;
4'h7: SEG = 7'b1111000;
4'h8: SEG = 7'b00000000;
4'h9: SEG = 7'b0010000;
4'hA: SEG = 7'b0001000;
4'hB: SEG = 7'b0000011;
4'hC: SEG = 7'b1000110;
4'hD: SEG = 7'b0100001;
4'hE: SEG = 7'b0000110;
4'hF: SEG = 7'b0001110;
default: SEG = 7'b1111111;
    endcase
  end
endmodule
```

```
Top.v
module top_lab6(
input CLK,
input BTN0,
input [8:0] SW,
output [7:0] LED,
output [7:0] AN,
output [6:0] SEG
);
wire [31:0] cnt;
wire clk_out;
clock_divider u_div(
.clk(CLK),
.BTN0(!BTN0),
.sel(SW[4:0]),
.clk_div(clk_out),
.cnt(cnt)
);
wire [3:0] unit_bcd, tens_bcd, control_display;
wire roll;
 bcd_counter bcd_count_ones(
 .clk div(clk out),
```

```
.BTN0(!BTN0),
 .dir_bit(SW[7]),
 .BCD(unit_bcd)
 );
 bcd_counter bcd_count_tens(
 .clk_div(clk_out),
 .BTN0(!BTN0),
 .dir_bit(SW[8]),
 .BCD(tens_bcd)
 );
wire [7:0] alu_result;
wire [3:0] ctrl_nibble = SW[8:5];
alu alu1(
.A(unit_bcd),
.B(tens_bcd),
.ctrl({SW[6], SW[5]}),
.result(alu_result)
);
control_decoder dec(
.clk_div(clk_out),
.BTN0(!BTN0),
.SW(SW[8:5]),
.ctrl nibble(control nibble)
```

```
);
wire [3:0] scan AN;
 seg7 scan u scan (
 .clk(CLK),
 .BTN0(!BTN0),
 .digit0(alu_result[3:0]),
 .digit1(alu_result[7:4]),
 .digit2(ctrl nibble),
 .SEG(SEG),
 .AN(scan_AN)
 );
assign LED[3:0] = unit bcd;
assign LED[7:4] = tens bcd;
assign AN = { 5'b11111, scan_AN[2:0] };
endmodule
lab6.xdc
## Clock signal
#IO L12P T1 MRCC 35 Sch=clk100mhz
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {CLK}];
##Switches
#IO_L24N_T3_RS0_15 Sch=sw[0]
```

```
set property -dict { PACKAGE PIN L16 IOSTANDARD LVCMOS33 } [get ports { SW[1]
}]; #IO L3N T0 DQS EMCCLK 14 Sch=sw[1]
set property -dict { PACKAGE PIN M13 IOSTANDARD LVCMOS33 } [get ports { SW[2]
}]; #IO L6N T0 D08 VREF 14 Sch=sw[2]
set_property -dict { PACKAGE_PIN R15 | IOSTANDARD LVCMOS33 } [get_ports { SW[3]
}]; #IO L13N T2 MRCC 14 Sch=sw[3]
set property -dict { PACKAGE PIN R17 IOSTANDARD LVCMOS33 } [get ports { SW[4]
}]; #IO L12N T1 MRCC 14 Sch=sw[4]
set property -dict { PACKAGE PIN T18 IOSTANDARD LVCMOS33 } [get ports { SW[5]
}]; #IO_L7N_T1_D10_14 Sch=sw[5]
set property -dict { PACKAGE PIN U18 IOSTANDARD LVCMOS33 } [get ports { SW[6]
}]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
set property -dict { PACKAGE PIN R13 IOSTANDARD LVCMOS33 } [get ports { SW[7]
}]; #IO_L5N_T0_D07_14 Sch=sw[7]
#IO_L24N_T3_34 Sch=sw[8]
## LEDs
set property -dict { PACKAGE PIN H17 IOSTANDARD LVCMOS33 } [get ports { LED[0]
}]; #IO L18P T2 A24 15 Sch=led[0]
set_property -dict { PACKAGE_PIN K15 | IOSTANDARD LVCMOS33 } [get_ports { LED[1]
}]; #IO_L24P_T3_RS1_15 Sch=led[1]
set property -dict { PACKAGE PIN J13 IOSTANDARD LVCMOS33 } [get ports { LED[2]
}]; #IO_L17N_T2_A25_15 Sch=led[2]
```

```
set property -dict { PACKAGE PIN N14 IOSTANDARD LVCMOS33 } [get ports { LED[3]
}]; #IO L8P T1 D11 14 Sch=led[3]
set property -dict { PACKAGE PIN R18 IOSTANDARD LVCMOS33 } [get ports { LED[4]
}]; #IO L7P T1 D09 14 Sch=led[4]
set_property -dict { PACKAGE_PIN V17 IOSTANDARD LVCMOS33 } [get_ports { LED[5]
}]; #IO L18N T2 A11 D27 14 Sch=led[5]
set property -dict { PACKAGE PIN U17 IOSTANDARD LVCMOS33 } [get ports { LED[6]
}]; #IO L17P T2 A14 D30 14 Sch=led[6]
set property -dict { PACKAGE PIN U16 IOSTANDARD LVCMOS33 } [get ports { LED[7]
}]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
##7 segment display
set property -dict { PACKAGE PIN T10 | IOSTANDARD LVCMOS33 } [get ports { SEG[0]
}]; #IO L24N T3 A00 D16 14 Sch=ca
set property -dict { PACKAGE PIN R10 | IOSTANDARD LVCMOS33 } [get ports { SEG[1]
}]; #IO_25_14 Sch=cb
set_property -dict { PACKAGE_PIN K16 | IOSTANDARD LVCMOS33 } [get_ports { SEG[2]
}]; #IO 25_15 Sch=cc
set property -dict { PACKAGE PIN K13 IOSTANDARD LVCMOS33 } [get ports { SEG[3]
}]; #IO L17P T2 A26 15 Sch=cd
set_property -dict { PACKAGE_PIN P15 | IOSTANDARD LVCMOS33 } [get_ports { SEG[4]
}]; #IO_L13P_T2_MRCC_14 Sch=ce
set property -dict { PACKAGE PIN T11 IOSTANDARD LVCMOS33 } [get ports { SEG[5]
}]; #IO_L19P_T3_A10_D26_14 Sch=cf
```

```
set property -dict { PACKAGE PIN L18 IOSTANDARD LVCMOS33 } [get ports { SEG[6]
}]; #IO L4P T0 D04 14 Sch=cg
set property -dict { PACKAGE PIN J17 IOSTANDARD LVCMOS33 } [get ports { AN[0] }];
#IO L23P T3 FOE B 15 Sch=an[0]
set_property -dict { PACKAGE_PIN J18 IOSTANDARD LVCMOS33 } [get_ports { AN[1] }];
#IO L23N T3 FWE B 15 Sch=an[1]
#IO L24P T3 A01 D17 14 Sch=an[2]
set property -dict { PACKAGE PIN J14 IOSTANDARD LVCMOS33 } [get ports { AN[3] }];
#IO_L19P_T3_A22_15 Sch=an[3]
set property -dict { PACKAGE PIN P14 IOSTANDARD LVCMOS33 } [get ports { AN[4]
}]; #IO L8N T1 D12 14 Sch=an[4]
set property -dict { PACKAGE PIN T14 IOSTANDARD LVCMOS33 } [get ports { AN[5]
}]; #IO L14P T2 SRCC 14 Sch=an[5]
#IO_L23P_T3_35 Sch=an[6]
set property -dict { PACKAGE PIN U13 IOSTANDARD LVCMOS33 } [get ports { AN[7]
}]; #IO L23N T3 A02 D18 14 Sch=an[7]
##Buttons
#set property -dict { PACKAGE PIN C12 IOSTANDARD LVCMOS33 } [get ports {
CPU RESETN \]; #IO L3P TO DQS AD1P 15 Sch=cpu resetn
set property -dict { PACKAGE PIN N17 IOSTANDARD LVCMOS33 } [get ports { BTN0
}]; #IO L9P T1 DQS 14 Sch=btnc
```

**Video Link:** 

https://youtu.be/HgjVjz3XO6Q

**Contributions:** 

Priyanka Ravinder: Code and Report

Raj Gokidi: Code and Report

**Conclusion:** 

Overall, this lab solidified our knowledge of how to design and implement 4-bit signed

operations. Using Verilog code, we were able to create the ALU which was able to properly

perform all of the required arithmetic operations, and the final output was converted from binary

to BCD. The SEGDRIVE module was responsible for displaying on the 7-segment display using

multiplexing. The simulation also confirmed that the program was functioning correctly, thus

displaying the correct waveforms.