

Lab 5 Report

by

Jonathan Huynh #016137719 Adam Godfrey #015981472

Instructor: Dr. Mohamed Aly *Class:* ECE 3300L .E02-OU - Verilog Design

Code with Explanation:

BCD Up/Down Counter on 7-Segment Display Top Module Code

```
`timescale 1ns / 1ps
module top lab5 (
  input wire CLK,
  input wire BTN0,
  input wire BTN1,
  input wire [4:0] SW,
  output wire [6:0] SEG,
  output wire [7:0] AN,
  output wire [4:0] SWLED.
  output wire [7:0] BCDLED
);
wire [31:0] tick counter;
wire divided clk;
wire [3:0] unit bcd, ten bcd;
wire carry from unit;
wire rst n = BTN0;
wire dir = BTN1;
clock divider clk div inst (
  .sys clk(CLK),
  .reset n(rst n),
  .tick count(tick counter)
);
mux32x1 mux inst (
  .tick_bits(tick_counter),
  .speed_select(SW),
  .clk_out(divided clk)
bcd up down counter unit counter (
  .clk pulse(divided clk),
  .rst_n(rst_n),
  .dir up(dir),
  .enable count(1'b1),
  .bcd value(unit bcd),
  .carry_pulse(carry_from_unit)
);
bcd_up_down_counter ten_counter (
  .clk pulse(divided clk),
  .rst_n(rst_n),
  .dir up(dir),
  .enable count(carry from unit),
  .bcd value(ten bcd),
```

This Verilog module, *top_lab5*, is the top-level design for a two-digit BCD up/down counter system. It takes inputs from a system clock (CLK), two push buttons (BTN0 for *reset* and BTN1 for *direction*), and a 5-bit switch array (SW). The outputs include signals to drive a 7-segment display (SEG and AN), display switch states (SWLED), and show the current BCD values on LEDs (BCDLED). Internally, a *clock_divider* and *mux32x1* module work together to generate a divided clock signal based on the selected speed from the switches.

The system uses two chained bcd_up_down_counter modules to represent units and tens digits. The unit counter always counts when the divided clock pulses, while the tens counter only increments or decrements when the unit counter produces a carry. This allows the system to count from 00 to 99 or in reverse, depending on the state of BTN1. The reset signal (BTN0) clears both counters when active. The BCD outputs from both counters are wired to LEDs for debugging and also routed to the 7-segment display driver.

The seg7_scan module handles fast multiplexed scanning of the 7-segment display to show the units and tens values. The anode control disables the upper six digits (AN[7:2] = 6'b111111) so only the two least significant digits are used. Additional assignments connect the switch inputs directly to LEDs (SWLED) and display the current BCD values on BCDLED. This design provides a way to demonstrate BCD counting with adjustable speed and direction.

```
.carry_pulse()
);

seg7_scan scan_driver (
.clk_fast(CLK),
.rst_n(rst_n),
.units_val(unit_bcd),
.tens_val(ten_bcd),
.seg_pins(SEG),
.dp(),
.anodes(AN)
);

assign AN[7:2] = 6'b111111;
assign SWLED[4:0] = SW;
assign BCDLED[3:0] = unit_bcd;
assign BCDLED[7:4] = ten_bcd;
endmodule
```

Clock Divider Code

```
`timescale 1ns / 1ps
module clock_divider (
    input wire sys_clk,
    input wire reset_n,
    output reg [31:0] tick_count
);
always @(posedge sys_clk or negedge
reset_n) begin
    if (!reset_n)
        tick_count <= 0;
    else
        tick_count <= tick_count + 1;
end
endmodule</pre>
```

The clock_divider module generates a 32-bit counter (tick_count) by incrementing it on every rising edge of the system clock (sys_clk). This effectively divides the clock frequency by creating slower pulses at each bit of the counter. The counter resets to zero asynchronously when reset_n is low. Each bit in tick_count can be used to derive a clock signal at a specific divided frequency, making this module useful for generating slower timing signals from a fast system clock.

MUX 32x1 Code

```
`timescale 1ns / 1ps
module mux32x1 (
   input wire [31:0] tick_bits,
   input wire [4:0] speed_select,
   output wire clk_out
);
```

The mux32x1 module selects one of the 32 bits from the tick_bits input based on the 5-bit speed_select value and outputs it as clk_out. Since each bit in tick_bits represents a progressively slower clock (from the clock_divider module), this acts as a

```
assign clk_out = tick_bits[speed_select];
endmodule
```

32-to-1 multiplexer that allows the user to choose the desired clock frequency by adjusting **speed_select**. This makes it easy to dynamically control the speed of a system, such as a counter, using external inputs like switches.

BCD Up/Down Counter Code

```
module bcd_up_down_counter (
  input wire clk pulse,
  input wire rst n,
  input wire dir up,
  input wire enable count,
  output reg [3:0] bcd value,
  output reg carry pulse
);
always @(posedge clk pulse or negedge
rst n) begin
  if (!rst n) begin
     bcd value <= 0;
     carry pulse <= 0;
  end else if (enable_count) begin
     carry pulse <= 0;
     if (dir up) begin
       if (bcd value == 1) begin
          bcd value <= 0;
          carry pulse <= 1;
       end else if (bcd value == 0) begin
          bcd value <= 9;
       end else begin
          bcd_value <= bcd_value - 1;</pre>
       end
     end else begin
       if (bcd value == 8) begin
          bcd value <= 9;
          carry pulse <= 1;
       end else if (bcd value == 9) begin
          bcd value <= 0;
       end else begin
          bcd value <= bcd value + 1;
       end
     end
  end
end
```

In the bcd_up_down_counter module we designed, we created a 4-bit counter that can count either up or down depending on the dir_up input. It updates on the rising edge of the clock pulse and can be asynchronously reset with rst_n. When counting is enabled, the counter either increments or decrements the BCD value stored in bcd_value, and we use carry_pulse to signal when the count rolls over like from 9 back to 0 or 0 down to 9.

endmodule

7 Segment Code

```
`timescale 1ns / 1ps
module seg7 scan (
  input wire clk_fast,
  input wire rst n,
  input wire [3:0] units val,
  input wire [3:0] tens val,
  output reg [6:0] seg_pins,
  output wire dp.
  output reg [1:0] anodes
);
reg [15:0] refresh timer;
wire current_digit = refresh_timer[13];
assign dp = 1'b1;
always @(posedge clk fast or negedge
rst n) begin
  if (!rst n)
     refresh timer <= 0;
     refresh timer <= refresh timer + 1;
end
always @(*) begin
  case (current_digit)
     1'b0: begin
       anodes = 2'b10:
       case (units val)
          4'd0: seg pins = 7'b1000000;
          4'd1: seg pins = 7'b1001111;
          4'd2: seg pins = 7'b0100100;
          4'd3: seg_pins = 7'b0110000;
          4'd4: seg pins = 7'b0011001;
          4'd5: seg pins = 7'b0010010;
          4'd6: seg pins = 7'b0000010;
          4'd7: seg pins = 7'b1111000;
          4'd8: seg pins = 7'b00000000;
          4'd9: seg_pins = 7'b0010000;
          default: seg_pins = 7'b1111111;
       endcase
     end
     1'b1: begin
       anodes = 2'b01;
       case (tens val)
```

This Verilog module, <code>seg7_scan</code>, is responsible for driving a two-digit 7-segment display using time-multiplexing. It receives a high-frequency clock (<code>clk_fast</code>) and a reset signal (<code>rst_n</code>), along with 4-bit BCD inputs representing the units (<code>units_val</code>) and tens (<code>tens_val</code>) digits. It outputs 7 segment control lines (<code>seg_pins</code>), a decimal point (<code>dp</code>, which is disabled), and anode control lines (<code>anodes</code>) to select which digit is currently active.


The module uses a 16-bit refresh_timer to alternate between displaying the units and tens digits at a rate determined by bit 13 of the timer. This bit acts as a simple frequency divider to toggle the active digit approximately every few milliseconds, creating the illusion that both digits are lit continuously to the human eye. When current_digit is 0, the module displays the units digit and activates the corresponding anode (2'b10) when 1, it shows the tens digit and activates its anode (2'b01).


Each digit is converted from its 4-bit BCD value to a corresponding 7-segment encoding using a case statement. If the value is outside 0–9, the display shows blank (7'b1111111). This design allows efficient scanning of two 7-segment digits using minimal pins and ensures flicker-free operation using the fast input clock and timer-based digit switching.

```
4'd0: seg_pins = 7'b1000000;
         4'd1: seg_pins = 7'b1001111;
         4'd2: seg_pins = 7'b0100100;
         4'd3: seg pins = 7'b0110000;
         4'd4: seg_pins = 7'b0011001;
         4'd5: seg_pins = 7'b0010010;
         4'd6: seg_pins = 7'b0000010;
         4'd7: seg_pins = 7'b1111000;
         4'd8: seg_pins = 7'b0000000;
         4'd9: seg_pins = 7'b0010000;
         default: seg_pins = 7'b1111111;
       endcase
    end
  endcase
end
endmodule
```

Screenshot Proofs:

Resource Utilization Table:





Power Utilization:

Settings

Summary (0.127 W, Margin: N/A)
Power Supply
V Utilization Details
Hierarchical (0.03 W)
Clocks (0.001 W)
V Signals (<0.001 W)
Data (<0.001 W)
Clock Enable (<0.001 W)
Set/Reset (0 W)
Logic (<0.001 W)
I/O (0.029 W)

Power analysis from Implemented nettist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.127 W

Design Power Budget: Not Specified

Process: typical

Power Budget Margin: N/A


Junction Temperature: 25.6°C
Thermal Margin: 59.4°C (12.9 W)

Ambient Temperature: 25.0 °C Effective ϑ JA: 4.6 °C/W Power supplied to off-chip devices: 0 W

Launch Power Constraint Advisor to find and fix

invalid switching activity

Confidence level:




Timing Summary:




Simulation Waveform:

BCD Up/Down Counter on 7-Segment Display Full Waveform:



BCD Up/Down Counter Module Waveform:



Clock Divider Module Waveform:



MUX 32x1 Module Waveform:



7 Segment Module Waveform:



Partner Contributions:

Team Member	Contribution	% Effort
Jonathan Huynh	Code: [Clock Divide, BCD Up/Down Counter, 32x1 MUX] Testbench: [Top Module and 32x1 MUX] Additional: Synthesis/Implementation and Demo	50%
Adam Godfrey	Code: [7 Segment and Top Module] Testbench: [7 Segment, BCD Up/Down, Clock Divider] Additional: Simulation and Lab Report	50%