

California Polytechnic State University Pomona

DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

Digital Circuit Design Verilog

ECE 3300L

Report #6

Prepared by

Heba Hafez 017353323

Sean Wygant 017376658

Group Y

Mohamed Aly

July 28, 2025

Objective: Design two BCD counters, one for the one's place, and one for the tens place, to count up and down based on the switch input. Connect the counters to an ALU to complete addition and subtraction. Results will display on a three-digit 7-segment display, with raw binary output displayed on the LEDs.

Code and Explanation:

Clock divider.v:


```
23 | module clock_divider(
    input clk,
      input rst,
      input [4:0] speed_sel,
27 ¦
      output clk out
28 );
29 |
       reg [31:0] count = 32'b0;
30
31
       always @(posedge clk) begin
32 :
        if (rst)
            count <= 32'd0;
33 i
34 ¦
          else
              count <= count + 1;
36
37
38 ¦
    assign clk_out = count[speed_sel]; // Output bit-slice as divided clock
```

A clock is divided based on the inputted frequency working off a 32 bit counter that increments every clock cycle and resets (rst). Clk_out outputs a specific bit from the counter. The higher the bit, the slower the cycle.

Clock divider Tb:

```
23 pmodule clock_divider_tb();
        red rst:
        reg [4:0] speed_sel;
        wire clk_out;
       clock_divider uut (
        .clk(clk),
31 !
            .rst(rst),
            .speed sel(speed sel),
            .clk_out(clk_out)
34
35 ;
        initial begin
37
        clk = 0;
        forever #5 clk = ~clk;
39 🖨 end
41 👨
        initial begin
         rst = 1;
            speed_sel = 5'd2;
           #20;
           rst = 0;
           #500;
            speed_sel = 5'd4;
            #500;
            speed_sel = 5'd6;
            #500
53 🖨
         $monitor("Time = %0t , clk = %b , rst = %b , speed_sel = %d , clk_out = %b",
                    $time, clk, rst, speed_sel, clk_out);
```

The Tesbench ensures different clock speeds are running by generating a toggling clock, then applying a rest and changing the speeds.



BCD counter.v:


```
23 | module bcd_counter(
2.4
        input clk,
        input btn0,
        input dir,
27
        output reg [3:0] digit,
28
        output reg rollover
29 );
30
        always @(posedge clk or posedge btn0) begin
31
           if (btn0) begin
                digit <= 4'd0;
                rollover <= 0;
34
           end else begin
35
               if (!dir) begin // up
                  if (digit == 9) begin
36
                        digit <= 0;
38
                       rollover <= 1;
39
                    end else begin
                       digit <= digit + 1;
40
41
                        rollover <= 0;
43
                end
                else begin // down
44
45
                   if (digit == 0) begin
46
                       digit <= 9;
                        rollover <= 1;
48
                    end
                   else begin
49
                       digit <= digit - 1;
51
                        rollover <= 0;
53
                end
54 i
            end
        end
56 | endmodule
```

Based on the dir signal, the positive edge btn0 and clk resets if btn0 is high and if dir=0 it counts up . It increments to 9 then rolls over. If dir=1, it decrements and wraps around 9 with rollover=1.

BCD Counter Tb:

```
17 p module bcd_counter_tb();
18
19 ¦
     reg clk;
20 reg btn0;
reg dir;
reg dir;
wire [3:0] digit;
wire rollover;
24
25 | bcd_counter uut (
26 | .clk(clk),
27 | .btn0(btn0),
28 dir(dir),
29 digit(digit),
30 | .rollover(rollover)
31
32
33 ♀
         initial begin
34
         clk = 0;
35 ¦
         forever #5 clk = ~clk;
36 🖨
37 👨
         initial begin
38 ¦
             $display("Time\tclk\tbtn0\tdir\tdigit\trollover");
39 ¦
             $monitor("%0t\t%b\t%b\t%b\t%d\t%b".
 40 !
                      $time, clk, btn0, dir, digit, rollover);
41 🖨
42 !
43 与
         initial begin
44 !
            btn0 = 1;
45 ¦
             dir = 0:
46
 47
             #20;
48
             btn0 = 0;
49
50
             repeat (10) @(posedge clk);
51
52
             @(posedge clk);
 53 ¦
 54
                   repeat (1) @(posedge clk);
 55
                   repeat (9) @(posedge clk);
 56
                   btn0 = 1;
 57
                   @(posedge clk);
 58
                   btn0 = 0;
 59
 60
                   repeat (3) @(posedge clk);
 61
                   dir = 1; @(posedge clk);
 62
                   dir = 0; @(posedge clk);
 63
                   $finish;
 64 🖨
             end
 65 🖒 endmodule
```

A 10ns clock period is created to mimic counting up 0 to 9 and then 9 to 0. There is an initial reset with btn0 then resets again at 3.



```
Time resolution is 1 ps
      clk btn0 dir digit rollover
Time
0 0
10000
15000
20000
25000
30000
35000
45000
50000
55000
60000
65000
70000
75000
80000
85000
90000
95000
100000
105000 1 0
115000 1
120000 0 0
125000 1
130000 0 0
140000 0 0
145000
150000 0
155000 1 0
160000 0
165000 1 0
175000 1 0
180000 0
185000 1
190000 0 0 1
```

Alu.v:

```
module alu(
23 '
24 :
        input [1:0] control,
25 |
           input [3:0] a,
           input [3:0] b,
27
           output reg [7:0] result
28
           );
           reg [4:0] math;
30
           integer i;
31
32 :
33
           always@(*) begin
    0
             if (control == 0) begin
34
35 ¦
    0
                  math = a + b;
36
               end
    0
37
              else if (control == 1) begin
38
    0
                  math = a - b;
39
               end
40
               else begin
    0
41
                  math = 0;
42
               end
43
               result[7:5] = 0;
    Ō
44
               result[4] = math / 4'd10;
45
    0
               result[3:0] = math % 4'd10;
46
            end
47
        endmodule
```

The Alu performs the addition and subtraction based on the 2 bit control. It takes in two 4bit numbers for a and b to add or subtract, then stores the answer in math. The result is 8 bits and outputs the 2-bit encoding for the BCD.

Alu Tb:

```
module alu_tb();
reg [1:0] control;
24
          reg [3:0] a;
26
27
          reg [3:0] b;
          wire [7:0] result;
29
              alu uut (
                 .control(control),
30
                  .a(a),
                  .result(result)
 34
36 <del>|</del> 37 <del>|</del> 38 <del>|</del> 39 <del>|</del> 39 <del>|</del>
              initial begin
     000
                 $display("Time\tControl\tA\tB\tResult\tDecimal Value");
                 $monitor("%0t\t%b\t%d\t%d\t%08b\t%d",
                          $time, control, a, b, result, (result[4]*10 + result[3:0]));
40 <del>|</del>
41 <del>|</del>
             end
42 <del>|</del> 43 | 44 |
     000000000
                control = 2'b00; //add
                  a = 4'd3; b = 4'd6; // 3 + 6 = 9
 45
46
47
                 a = 4'd7; b = 4'd8; // 7 + 8 = 15 #10;
                  a = 4'd9; b = 4'd7; // 9 + 7 = 16
                  #10;
                 // subtract
                 control = 2'b01;
54
      0
 55
                  a = 4'd9; b = 4'd3; // 9 - 3 = 6
      0
56
57
                 #10;
a = 4'd12; b = 4'd7; // 12 - 7 = 5
        \circ
                          a = 4'd3; b = 4'd8; // 3 - 8 = -5 wraps
59
        \circ
60
                          #10;
        \circ
61
                          a = 4'd_0; b = 4'd_0; //0
        0
62 i
        \circ
63 !
                          control = 2'b10; a = 4'd5;
64
        \circ
                          b = 4'd5;
65 i
        \circ
66 1
                          #10;
        0
67
                          control = 2'b11;
        0
68
                            a = 4'd9;
        0
69
                            b = 4'd2;
        0
70 i
                             #10; // result = 0
71 ¦
72 :
                           $finish;
73 🖒 🔾 →
                    end
74 !
75 🖨
              |endmodule
76
```

The test bench runs through different addition and subtraction combinations to ensure the proper answers are being outputted.

```
Time resolution is 1 ps
Time Control A B Result Decimal Value
0 00 3 6 00001001
                                 9
10000 00 7
              8 00010101
                                    15
20000 00 9 7 00010110
                                    16
30000 00 1 1 00000010
40000 01 9 3 00000110
                                    2
50000 01 9 0 00001001
60000 01 0 2 00010000
                                    10
70000 01 0 0 00000000
                                     0
80000 10 5 5 00000000
                                    0
90000 11 9 2 00000000
$finish called at time : 100 ns : File "C:/Users/Sean/Documents/Summer 25 CPP/ECE3300L/Lab 6 - 1/Lab 6 - 1.srcs/sim_1/new/alu_tb.v" Line 75
```

Control decoder.v:

```
module control_decoder(

input [3:0] ctrl_in,

output reg [3:0] ctrl_out

;

always @(*) begin

ctrl_out = ctrl_in;

end

endmodule
```

This directly copies the 4-bit input to the output to demonstrate the switch inputs.

Control decoder.v:

```
23 module control_decoder_tb(
     );
        reg [3:0] ctrl_in;
26
        wire [3:0] ctrl_out;
27
       control_decoder uut (
29
            .ctrl in(ctrl in),
30 !
            .ctrl out(ctrl out)
31
33 |
34 |
35 |
36 |
        initial begin
        $monitor("Time = %0t , ctrl_in = %b , ctrl_out = %b", $time, ctrl_in, ctrl_out);
end
37
        // Stimulus
        initial begin
        ctrl_in = 4'b0000;
39
            #10;
41
            ctrl_in = 4'b0001;
42
            #10;
            ctrl_in = 4'b0010;
43
44
            #10;
45
            ctrl in = 4'b0011;
            ctrl_in = 4'b0100;
48
            #10;
            ctrl_in = 4'b0101;
49
50
            #10;
            ctrl in = 4'b0110;
52
            ctrl_in = 4'b0111;
54
            #10;
             ctrl_in = 4'b1000;
55
56
             #10;
             ctrl_in = 4'b1001;
57
            #10;
            $finish;
```

4-bit binary sequences are used to confirm that the output is proper and the same as the input.


Seq7 Scan.v:

```
module seg7 scan(
    input clk.
    input rst,
    input [3:0] control,
    input [7:0] bits,
    output reg [6:0] SEG,
    output [7:0]AN
   );
    reg [19:0] tmp;
   reg [3:0] digit;
    always@(digit)
        case (digit)
            4'd0:SEG=7'b00000001; 4'd1:SEG=7'b1001111; 4'd2:SEG=7'b0010010;
            4'd3:SEG=7'b0000110; 4'd4:SEG=7'b1001100; 4'd5:SEG=7'b0100100;
            4'd6:SEG=7'b0100000; 4'd7:SEG=7'b0001111; 4'd8:SEG=7'b0000000;
            4'd9:SEG=7'b0001100; 4'd10:SEG=7'b0001000;4'd11:SEG=7'b1100000;
            4'd12:SEG=7'b0110001;4'd13:SEG=7'b1000010;4'd14:SEG=7'b0110000;
            4'd15:SEG=7'b0111000;default:SEG=7'b1111111;
        endcase
    always@(posedge clk) begin
        if (rst)
            tmp <= 0;
           tmp<=tmp+1;
   wire [1:0] s = tmp[19:18];
    always@(s, bits, control)
        case (s)
           2'd0:digit=bits[3:0];2'd1:digit=bits[7:4];
            2'd2:digit=control[3:0];default:digit=4'b00000;
        endcase
    reg [7:0] AN_tmp;
```

The scan has all the case statements for the 7 segment displays to properly light all numbers. Based on the edge of the run the tmp would be set to 0 or increment to determine whether to apply case s or not.

Seg7 Scan Tb:

```
module seg7_scan_tb();
    reg clk;
    reg rst;
reg [3:0] control;
    reg [7:0] bits;
wire [6:0] SEG;
    wire [7:0] AN;
    // Instantiate seg7_scan
seg7_scan uut (.clk(clk), .rst(rst), .control(control), .bits(bits), .SEG(SEG), .AN(AN));
    //Clock
initial begin
  clk = 0;
  forever #5 clk = ~clk;
    // Display header initial begin
          $display("Time\tclk\trst\tcontrol\tbits\t\tSEG\t\tAN");
          $monitor("%0t\t%b\t%h\t%h\t%b\t%b", $time, clk, rst, control, bits, SEG, AN);
        Initialize inputs
    // Initialize i
rst = 1;
control = 4'hF;
bits = 8'h21;
     #20 rst = 0;
    // Try new input
bits = 8'hA5;
    control = 4'h3;
     #500;
```



Time res	solut	ion	is 1	l ps			
Time	clk	rst	cont	rol	bits	SEG	AN
0 0	1	f	21	0000	0001 xxx	XXXXX	
5000	1	1	f	21	1001111	11111110	
10000	0	1	f	21	1001111	11111110	
15000	1	1	f	21	1001111	11111110	
20000	0	0	f	21	1001111	11111110	
25000	1	0	f	21	1001111	11111110	
30000	0	0	f	21	1001111	11111110	
35000	1	0	f	21	1001111	11111110	
40000	0	0	f	21	1001111	11111110	
45000	1	0	f	21	1001111	11111110	
50000	0	0	f	21	1001111	11111110	
55000	1	0	f	21	1001111	11111110	
60000	0	0	f	21	1001111	11111110	
65000	1	0	f	21	1001111	11111110	
70000	0	0	f	21	1001111	11111110	
75000	1	0	f	21	1001111	11111110	
80000	0	0	f	21	1001111	11111110	
85000	1	0	f	21	1001111	11111110	
90000	0	0	f	21	1001111	11111110	
95000	1	0	f	21	1001111	11111110	
100000	0	0	f	21	1001111	11111110	
105000	1	0	f	21	1001111	11111110	
110000	0	0	f	21	1001111	11111110	
115000	1	0	f	21	1001111	11111110	
120000	0	0	f	21	1001111	11111110	
125000	1	0	f	21	1001111	11111110	
130000	0	0	f	21	1001111	11111110	
135000	1	0	f	21	1001111	11111110	

Top lab6:


```
module top_lab6(
   input [8:0] SW,
   input clk.
   input btn0,
   output [6:0] SEG,
   output [7:0] LED,
   output [7:0] AN
   wire clk_div;
   wire [3:0] ones digit, tens digit, ctrl nibble;
   wire rollover_ones, rollover_tens;
   wire [7:0] result;
   //instantiates clock divder which contains both the clock divison and mux
   clock_divider clock(.clk(clk), .rst(btn0), .speed_sel(SW[4:0]), .clk_out(clk_div));
    //instatiates bcd_counter which are single digit binary coded decimal counters for each digit
   bcd_counter ones_counter(.clk(clk_div), .btn0(btn0), .dir(SW[7]), .digit(ones_digit), .rollover(rollover_ones));
   bcd_counter tens_counter(.clk(clk_div), .btn0(btn0), .dir(SW[8]), .digit(tens_digit), .rollover(rollover_tens));
   //instantiates the arithmetic logic unit which handles addition and subtraction
   //control as well as result mapping and underflow (0 to 18)
   alu alu unit(.a(tens digit), .b(ones digit), .control(SW[6:5]), .result(result));
   //instantiates control decoder to display the control settings on the left most 7-segment display
   \verb|control_decoder ctrl_dec(.ctrl_in(\{SW[8], SW[7], SW[6], SW[5]\})|, .ctrl_out(ctrl_nibble))|;
   /\!/instantiates\ seg7\_scan\ display\ the\ result\ of\ the\ ALU\ operation\ on\ the\ 7-segment\ displays
   seg7_scan scan_inst(.clk(clk), .rst(btn0), .bits(result), .control(ctrl_nibble), .SEG(SEG), .AN(AN));
   //binds the value of the LEDs to each value imported to the ALU for debugging
   assign LED = {tens digit[3:0], ones digit[3:0]};
```

The top lab as always wraps together all of our files to integrate them together.

Top_lab6_tb:


```
// Clock 100MHz
initial begin
   clk = 0;
   forever #5 clk = ~clk;
end
// Monitoring
initial begin
   $display("Time\tclk\tbtn0\tSW[8:0]\t\tLED\t\tSEG\t\tAN");
   $monitor("%0t\t%b\t%b\t%b\t%b\t%b\t%b", $time, clk, btn0, SW, LED, SEG, AN);
   initial begin
    // Initial values
                       // Reset
   btn0 = 1:
   SW = 9'b00000000000; // All inputs zero
   #20 btn0 = 0;
                        // Reset off
    // Set a speed select
   SW[4:0] = 5'b000001; // Slowest speed
    // Count up on both counters
   SW[7] = 0; // dir for ones_counter = up
   SW[8] = 0; // dir for tens_counter = up
    // ALU mode
   SW[6:5] = 2'b00;
    // Counters increment
   repeat (50) @(posedge clk);
    // Change direction for ones_counter
   repeat (20) @(posedge clk);
```

This test bench was designed to test the function of the main inputs and outputs of the build. The top level module is initialized then some test settings are input along with a clock. These settings allow us to see what the total output of the program will look like based on the input. This simple test is supplemented by the other test benches we built for each module.



Vivado (LUTs, FFs, Power):

Resource	Utilization	Available	Utilization %
LUT	37	63400	0.06
FF	60	126800	0.05
Ю	34	210	16.19



1. Slice Logic

Site Type	Ì	Used	Ī	Fixed	İ	Prohibited	İ	Available	l	Util%	İ
Slice LUTs	i	36		0		0	Ċ	63400		0.06	
LUT as Logic	1	36	I	0	Ī	0	Ī	63400		0.06	Ī
LUT as Memory	1	0		0	Ī	0	Ī	19000		0.00	Ī
Slice Registers	1	60		0	1	0	1	126800		0.05	
Register as Flip Flop	1	60	1	0	Ī	0	Ī	126800		0.05	Ī
Register as Latch	1	0		0	1	0	1	126800		0.00	
F7 Muxes	1	4		0	1	0	1	31700		0.01	
F8 Muxes	1	0		0	Ī	0	Ī	15850		0.00	Ī
+	-+-		+-		+		+		+-		+

^{*} Warning! LUT value is adjusted to account for LUT combining.

2. Slice Logic Distribution


Site Type	Use	ed	Fixed	Prohibited	Available	Util%
Slice	1 3	25	l 0	0	15850	0.16
SLICEL	1 3	17	0	1	I	1
SLICEM	1	8	0	1	I	1
LUT as Logic	1 3	36	0	0	63400	0.06
using 05 output only	1	0	I	1	I	1
using 06 output only	1 2	24	I	1	I	1
using 05 and 06	1 :	12	I	1	I	1
LUT as Memory	1	0	0	0	19000	0.00
LUT as Distributed RAM	1	0	0	1	I	1
using 05 output only	1	0	I	1	I	1
using 06 output only	1	0	I	1	I	1
using 05 and 06	1	0	I	1	I	1
LUT as Shift Register	1	0	0	1	I	1
using O5 output only	1	0	I	1	I	1
using O6 output only	1	0	I	1	I	1
using 05 and 06	1	0	I	1	I	1
Slice Registers	1 (60	0	0	126800	0.05
Register driven from within the Slice	1 (60	I	1	I	1
Register driven from outside the Slice	1	0	I	1	I	1
Unique Control Sets	1	2	I	0	15850	0.01

^{* *} Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.131 W **Design Power Budget: Not Specified** Process: typical Power Budget Margin: N/A Junction Temperature: 25.6°C Thermal Margin: 59.4°C (12.9 W) 25.0 °C Ambient Temperature: Effective &JA: 4.6°C/W Power supplied to off-chip devices: 0 W Confidence level: Launch Power Constraint Advisor to find and fix

invalid switching activity



1. Summary

* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>

1.1 On-Chip Components

On-Chip								Utilization (%)	i	
+	+-		+		+		+		-+	-
Clocks	I	<0.001	1	3	1		1			
Slice Logic	I	<0.001	1	132	1		1			
LUT as Logic	ı	<0.001	1	36	Ī	63400	Ī	0.06		
Register	I	<0.001	1	60	1	126800	Ī	0.05		
CARRY4	I	<0.001	1	13	Ī	15850	Ī	0.08		
F7/F8 Muxes	I	<0.001	1	4	ī	63400	ī	<0.01		
Others	ı	0.000	1	7	ī		Ī			
Signals	I	<0.001	Ī	115	Ī		ī			
I/O	I	0.032	ī	34	ī	210	ī	16.19		
Static Power	ı	0.097	ī		ī		i			
Total	ı	0.131	Ī		ī		ī			
+	+-		-+		+		+		_	

Video Link:

https://youtu.be/D2C_ej10In0?si=xFRM62qPlkh71soX

Reflections:

The ALU proved to be a struggle, especially when it came to the display. Converting the addition and subtraction into two separate displays became an issue, specifically at the number 18. At 18 we needed it to correctly display on the BCD and wrap around. The division and modulo had to break the numbers down carefully in order to properly display. Since we worked on the counter and divider last week, it was easier to build this week, along with the test benches for them. As the semester continues, the testbenches are progressively becoming easier to write as we sometimes struggle with them.

Partner Contributions:

Heba initially started the code, then Sean looked at her code and edited it to get the proper displays. The test benches were evenly split, each working back and forth with each other to get the right outputs on the FPGA and simulation. The lab report was collaboratively worked on, with each person working on different sections. The work was 50/50.