ECE 3300L

Lab Report #5

Group E

Paul Kim (ID: 015236949)

Winson Zhu (ID: 016416790)

July 21, 2025

Design:

- **clock_divider.v** Generates a 32-bit incrementing counter from the system clock.
- mux32x1.v Selects one bit from the 32-bit counter using SW[4:0], outputting a divided clock.
- **bcd_up_down_counter.v** A two-digit BCD counter. Handles up/down counting and cascading between digit0 and digit1.
- seg7_scan.v Drives the 2-digit 7-segment display with time-multiplexed output.
- **top_lab5.v** Integrates all submodules. Connects switches, buttons, LEDs, and 7-segment outputs.

Simulation:


clock_divider_tb: Verify counter increments.




mux32x1 tb: Ensure correct bit selection for various sel.



bcd_up_down_counter_tb: Confirm up/down counting behavior with reset.



seg7_scan_tb: Verify multiplexing and segment decoding.



Implementation:

+		4.		+-		+-		+		+-		-+
į	Site Type				Fixed	İ	Prohibited	İ	Available	İ	Util%	
1	Slice LUTs*		26		0		0		63400		0.04	
-	LUT as Logic		26		0	Ī	0		63400		0.04	
-	LUT as Memory		0		0	I	0	I	19000		0.00	1
-	Slice Registers		57		0	I	0	I	126800		0.04	1
-	Register as Flip Flop	I	57		0	I	0	I	126800		0.04	I
1	Register as Latch	I	0		0	Ī	0	I	126800		0.00	I
-	F7 Muxes	I	4		0	Ī	0	I	31700		0.01	I
1	F8 Muxes	I	0		0	Ī	0	I	15850		0.00	I
+		+-		+-		+-		+		+-		-+

Contributions:

Paul Kim - Source Codes, Testbench, Simulation - 50% contribution

Winson Zhu - Source Codes, Implementation, Hardware Demo - 50% contribution