ECE3300L Lab 2

4x16 Decoder

Group X

Czyrone Agbayani (BID: 014766336)

Caleb Jala-Guinto (BID: 015446587)

Objective:

We will design, simulate and implement a 4-to-16 decoder with an enable input (SW4). When enabled, exactly one of the 16 outputs goes HIGH based on the 4-bit input. On the other hand, if disabled, all outputs are LOW.

Gate-Level Implementation:


3-to-8 Decoder

```
23 🖯 module decoder3to8 (
24
      input [2:0] SW,
25
         input en,
26
         output [7:0] LED
27
         );
28
         assign LED[0] = en & ~SW[2] & ~SW[1] & ~SW[0]; //3x8 truth table
29
         assign LED[1] = en & \simSW[2] & \simSW[1] & SW[0];
30
         assign LED[2] = en & \simSW[2] & SW[1] & \simSW[0];
31
         assign LED[3] = en & \simSW[2] & SW[1] & SW[0];
32
         assign LED[4] = en & SW[2] & \simSW[1] & \simSW[0];
33
         assign LED[5] = en & SW[2] & \simSW[1] & SW[0];
34
         assign LED[6] = en & SW[2] & SW[1] & ~SW[0];
35
         assign LED[7] = en & SW[2] & SW[1] & SW[0];
36
37 endmodule
```

4-to-16 Decoder using two 3-to-8 Decoders

```
23 - module decoder4tol6(
24
        input [3:0] SW,
25
        input en,
        output [15:0] LED
27
        );
28
        wire [7:0] low out;
29
        wire [7:0] high_out;
30
31 :
        wire en low = en & ~SW[3];
32
        wire en_high = en & SW[3];
33
        decoder3to8 lower_decoder (
35
        .SW(SW[2:0]),
         .en(en low),
     .LED (low_out)
37
38
39
40
        decoder3to8 upper_decoder (
41
        .SW(SW[2:0]),
42
        .en(en_high),
43
         .LED(high_out)
         );
46
        assign LED[7:0] = low out;
47
        assign LED[15:8] = high_out;
48
49 @ endmodule
```

Schematic:



Behavioral Implementation:

4-to-16 Decoder Behave:

```
23 module decoder4to16 behave(
24
         input [3:0] SW,
2.5
         input en.
26
         output reg [15:0] LED
27
28
29 🖨
         always @(*) begin
30
         LED = 16'b0:
31 🗇
         if (en) begin
32 E
             case (SW)
33
              4'b0000: LED = 16'b0000 0000 0000 0001;
              4'b0001: LED = 16'b0000 0000 0000 0010;
              4'b0010: LED = 16'b0000 0000 0000 0100;
35
36
             4'b0011: LED = 16'b0000 0000 0000 1000;
37
             4'b0100: LED = 16'b0000 0000 0001 0000;
38
             4'b0101: LED = 16'b0000 0000 0010 0000;
39
             4'b0110: LED = 16'b0000 0000 0100 0000;
             4'b0111: LED = 16'b0000 0000 1000 0000;
40
             4'b1000: LED = 16'b0000 0001 0000 0000;
             4'b1001: LED = 16'b0000 0010 0000 0000;
42
             4'b1010: LED = 16'b0000 0100 0000 0000;
              4'b1011: LED = 16'b0000 1000 0000 0000;
44
45
             4'bl100: LED = 16'b0001 0000 0000 0000;
46
             4'b1101: LED = 16'b0010_0000_0000_0000;
47
             4'b1110: LED = 16'b0100 0000 0000 0000;
48
              4'bl111: LED = 16'b1000 0000 0000 0000;
49 🗇
             endcase
50 🖒
              end
51 🖨
              end
52
53 @ endmodule
```

Constraint file:

And we had all LEDs turned on

```
33 | set property -dict { PACKAGE_PIN H17
                                                                                          IOSTANDARD LVCMOS33 } [get_ports { LED[0] }]; #IO_L18P_T2_A24_15 Sch=led[0]
        set_property -dict { PACKAGE_PIN K15
                                                                                          IOSTANDARD LVCMOS33 } [get_ports {
                                                                                                                                                                   LED[1] }]; #IO_L24P_T3_RS1_15 Sch=led[1]
                                                                                          IOSTANDARD LVCMOS33 } [get_ports {
        set_property -dict { PACKAGE_PIN J13
                                                                                                                                                                  LED[2] }]; #IO L17N T2 A25 15 Sch=led[2]
35
        set_property -dict { PACKAGE_PIN N14
                                                                                          IOSTANDARD LVCMOS33 } [get_ports {
                                                                                                                                                                   LED[3] }]; #IO_L8P_T1_D11_14 Sch=led[3]
36
37
        set_property -dict { PACKAGE_PIN R18
                                                                                          IOSTANDARD LVCMOS33 } [get_ports { LED[4] }]; #IO_L7P_T1_D09_14 Sch=led[4]
38
        set_property -dict { PACKAGE_PIN V17
                                                                                          IOSTANDARD LVCMOS33 } [get_ports { LED[5] }]; #IO_L18N_T2_A11_D27_14 Sch=led[5]
39
        set property -dict { PACKAGE PIN U17
                                                                                          IOSTANDARD LVCMOS33 } [get_ports { LED[6] }]; #IO_L17P_T2_A14_D30_14 Sch=led[6]
40 :
        set_property -dict { PACKAGE_PIN U16
                                                                                          IOSTANDARD LVCMOS33 } [get_ports { LED[7] }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
                                                                                         | IOSTANDARD LVCMOS33 | [get_ports { LED[8] }]; #IO_L16N T2_A15_D31_14 Sch=led[8] | IOSTANDARD LVCMOS33 | [get_ports { LED[9] }]; #IO_L14N T2_SRCC_14 Sch=led[9] | IOSTANDARD LVCMOS33 | [get_ports { LED[10] }]; #IO_L22P_T3_A05_D21_14 Sch=led[10] | IOSTANDARD LVCMOS33 | [get_ports { LED[10] }]; #IO_L22P_T3_A05_D21_14 Sch=led[10] | IOSTANDARD LVCMOS33 | [get_ports { LED[10] }]; #IO_L22P_T3_A05_D21_14 Sch=led[10] | IOSTANDARD LVCMOS33 | IOS
41
        set property -dict { PACKAGE PIN V16
        set_property -dict { PACKAGE_PIN T15
42 !
        set property -dict { PACKAGE PIN U14
43
        set property -dict { PACKAGE PIN T16
                                                                                          IOSTANDARD LVCMOS33 } [get ports { LED[11] }]; #IO L15N T2 DQS DOUT CSO B 14 Sch=led[11]
44
        set property -dict { PACKAGE_PIN V15
                                                                                          IOSTANDARD LVCMOS33 } [get ports { LED[12] }]; #IO L16P T2 CSI B 14 Sch=led[12]
45
46 set property -dict { PACKAGE PIN V14
                                                                                          IOSTANDARD LVCMOS33 } [get_ports { LED[13] }]; #IO_L22N_T3_A04_D20_14_Sch=led[13]
                                                                                         IOSTANDARD LVCMOS33 } [get ports { LED[14] }]; #IO L20N T3 A07 D23 14 Sch=led[14]
47 set property -dict { PACKAGE_PIN V12
48 set property -dict { PACKAGE PIN V11 IOSTANDARD LVCMOS33 } [get ports { LED[15] }]; #IO L21N T3 DQS A06 D22 14 Sch=led[15]
```

Test bench waveform and logs:



```
---- Starting testbench ----
PASS at SW = 0000 \rightarrow LED = 0000000000000001
PASS at SW = 0011 \rightarrow LED = 0000000000001000
PASS at SW = 0100 \rightarrow LED = 0000000000010000
PASS at SW = 0101 \rightarrow LED = 0000000000100000
PASS at SW = 0110 \rightarrow LED = 0000000001000000
PASS at SW = 0111 \rightarrow LED = 0000000010000000
PASS at SW = 1000 \rightarrow \text{LED} = 0000000100000000
PASS at SW = 1001 \rightarrow LED = 0000001000000000
PASS at SW = 1010 \rightarrow LED = 0000010000000000
PASS at SW = 1011 \rightarrow LED = 0000100000000000
PASS at SW = 1100 \rightarrow LED = 000100000000000
PASS at SW = 1101 \rightarrow LED = 0010000000000000
All tests PASSED!
```

\$finish called at time: 170 ns: File "C:/Users/czy/Desktop/vivado projects/lab2/lab2.srcs/sim_1/new/tb_decoder4x16.v" Line 71

Video Link:

https://youtu.be/DPPkRD5WqPA

Contributions:

Czyrone (50%) - 3 to 8 decoder code, 4 to 16 behavior code, test bench.

Caleb (50%) - Board Demo, 4 to 16 decoder using upper and lower 3 to 8 decoders.

Both worked on the lab report together.

Reflections:

In this lab, a 4-to-16 decoder with an enable input was designed and implemented using the Nexys A7-100T FPGA board. The decoder was created using two different methods, which were a gate-level approach with basic logic gates and a behavioral approach using a case statement. Both versions were tested to make sure they worked correctly. To help build the decoder more efficiently, two 3-to-8 decoder modules were used. The most significant input bit (A3) was used to choose which 3-to-8 block to activate. This made the design easier to manage and understand. A self-checking testbench was created to automatically verify that only one output was high when the decoder was enabled, and that all outputs stayed low when disabled. After testing in simulation, the design was programmed onto the FPGA. Flipping the switches on the board correctly lit up one LED at a time, showing that the decoder worked as expected. This lab helped build a stronger understanding of Verilog coding, testbench creation, and how to bring a digital design from simulation to working hardware.