

College of Engineering

California Polytechnic State University, Pomona

ECE3300L

Experiment #1

GROUP K Hoang, Dalton Siu, Andy

June 16th, 2025

Introduction: The purpose of this lab is to introduce fundamental FPGA design concepts using Verilog HDL on the Digilent Nexys A7-100T development board. Our primary objective was to create a simple Verilog module that directly maps 16 input switches to 16 output LEDs using Vivado.

Verilog Code:

```
Project Summary
            × Device
                    x Nexys-A7-100T-Master.xdc
                                           × switch_led_interface.v *
                                                               × Schematic
                                                                          × Sche
C:/Users/siuan/ECE 3300/Lab 1/Lab 1.srcs/sources_1/new/switch_led_interface.v
`timescale lns / lps
// Company: Cal Poly Pomona
   // Engineer: Andy Siu
   // Create Date: 06/17/2025 08:54:11 AM
   // Design Name: Switch LED Interface
   // Module Name: switch_led_interface
   // Project Name: Lab 1: Switch LED Interface
   // Target Devices: Nexys A7 100T
11 :
   // Tool Versions:
12 // Description: This project will turn on leds to their respectively mirror mapped switches
13 !
   // Dependencies:
14
16 // Revision:
   // Revision 0.01 - File Created
18 // Additional Comments:
21
22
23 🖯 module switch_led_interface(
    input [15:0] sw,
25
       output [15:0] led
26
27
       assign led = sw;
28 @ endmodule
29
```

XDC Snippet:

```
create clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get ports {CLK100MHZ}];
 ##Switches
13
 14
 15
 16
 SW[3] 11:
 18
 SW151 11:
19
 20
                      SW[7] }];
21
 set property -dict { PACKAGE PIN T8
            IOSTANDARD LVCMOS18 } [get ports { SW[8] }];
22
 set property -dict { PACKAGE_PIN U8
            IOSTANDARD LVCMOS18 } [get ports {
                      SW[9] }];
                      SW[10] }];
 SW[111 }1;
            IOSTANDARD LVCMOS33 } [get_ports {
 set_property -dict { PACKAGE_PIN H6
            IOSTANDARD LVCMOS33 } [get_ports {
 set_property -dict { PACKAGE_PIN U12
26
27
 set_property -dict { PACKAGE_PIN Ull IOSTANDARD LVCMOS33 } [get_ports { SW[14] }];
 29
30
31
 ## LEDs
32
33
 34
 set property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [get ports {
35
                      LED[2] }];
36
 37
 LED[4] }];
38
 LED[5] }];
 LED[6] }];
39
 LED[8] }];
42
 LED[9] }];
43
 44
 45
 46
 47
48 set_property -dict { PACKAGE_PIN V11 IOSTANDARD LVCMOS33 } [get_ports { LED[15] }];
```

Synthesis:

9. Instantiated Netlists

```
| Tool Version: Vivado v.2025.1 (win44) Build 6140274 Thm May 22 00:12:29 MDT 2025
| Nost : Two Am 17 10:46:48 2025
| Nost : Amonylaptop running 64-bit major release (build 9200)
| Command : report_utilization = file switch_led_interface_utilization_synth.rpt = pb switch_led_interface_utilization_synth.pb
| Design : switch_led_interface_utilization_synth.rpt = pb switch_led_interface_utilization_synth.pb
| Speed File : - | Spee
```

copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

43 * Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
44 Warning! LUT value is adjusted to account for LUT combining.

Video Link: https://youtu.be/40jyKS-EUZw

Reflections:

In our first lab of the semester, we developed a straightforward program to explore the fundamentals of the FPGA board using Verilog in the Vivado software. We connected a 16-bit input of switches directly to a 16-bit output of LEDs, where each switch, when activated, turns on its corresponding LED. Proper pin mapping was crucial, as incorrect mappings could lead to errors in the program's functionality. This lab also provided a solid foundation for understanding the design flow and writing Verilog code. The FPGA is a really interesting development board. Up to this point, we have only worked with PIC18 in coursework and Arduino on the side, so I look forward to comparing processing power.