

California Polytechnic State University Pomona DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

Dgtl Circuit Dsgn Verilog Lab

ECE 3300L Section E01

Report #4

Prepared by

Arvin Ghaloosian (017153422) Vittorio Huizar (016826784)

Group H

Presented to

Mohamed Aly (Mohamed El-Hadedy)

Due - July 11th, 2025

DESIGN OVERVIEW:

This lab implements a complete Switch-to-7-Segment Display interface on the Nexys A7-100T FPGA board. The design reads 16 slide switch inputs (SW[15:0]), mirrors them to LEDs, and displays the corresponding hexadecimal values on the 8-digit 7-segment display using a time-multiplexed driver.

A seg7_driver module was used to manage digit selection and hexadecimal-to-segment decoding. Each 4-bit nibble of the 32-bit input is displayed in its corresponding position on the display, with SW[15:0] showing up on the right-most four digits.

MODULE HIERARCHY:

• **Top Module**: lab4_top

7-Segment Display Driver: seg7_driver

HOW THE DESIGN WORKS:

Inputs:

- clk 100 MHz system clock
- rst_n active-low reset
- SW[15:0] slide switch input

Outputs:

- LED[15:0] mirrors the values of switches
- AN[7:0] digit select (active-low)
- Cnode[6:0] segment lines (active-low)
- dp decimal point (always off)

The design operates by:

- 1. Assigning each nibble of SW[15:0] to a digit position on the 7-segment display.
- 2. Cycling through each of the 8 digits using a counter (multiplexing).
- 3. Using active-low logic to illuminate the correct segment pattern for each 4-bit value.

Top Module:

```
`timescale 1ns/1ps
module lab4 top
  input wire
                CLK100MHZ,
                BTN_C,
  input wire
  input wire [15:0] SW,
  output wire [15:0] LED,
  output wire [6:0] Cnode,
  output wire
                 DP,
  output wire [7:0] AN
);
  // Drive on-board LEDs
  assign LED = SW;
                        // Simple mirror
  // 7-segment driver instance
  seg7_driver u_seg7_driver
    .clk (CLK100MHZ),
    .rst n (~BTN C),
    .SW ({16'h0000, SW}),
    .Cnode (Cnode),
    .dp (DP),
    .AN (AN)
  );
```

endmodule

Explanation:

The top-level module connects inputs from the slide switches to both the LED outputs and the

seg7_driver module. It extends the 16-bit switch input to 32-bits (padding with zeros) to match the driver's interface. The driver handles digit multiplexing and decoding internally.

seg7_driver Module:

```
module seg7_driver(
  input clk,
  input rst_n,
  input [31:0] SW,
  output reg [6:0] Cnode,
  output dp,
  output [7:0] AN
);
reg [19:0] tmp;
reg [3:0] digit;
// Decimal point disabled
assign dp = 1'b1;
// Segment patterns (active-low)
always @(digit)
  case(digit)
    4'd0: Cnode = 7'b1000000;
    4'd1: Cnode = 7'b1111001;
    4'd2: Cnode = 7'b0100100;
    4'd3: Cnode = 7'b0110000;
    4'd4: Cnode = 7'b0011001;
    4'd5: Cnode = 7'b0010010:
    4'd6: Cnode = 7'b0000010;
    4'd7: Cnode = 7'b1111000;
    4'd8: Cnode = 7'b00000000:
    4'd9: Cnode = 7'b0010000;
    4'd10: Cnode = 7'b0001000;
    4'd11: Cnode = 7'b0000011;
    4'd12: Cnode = 7'b1000110;
    4'd13: Cnode = 7'b0100001;
    4'd14: Cnode = 7'b0000110;
    4'd15: Cnode = 7'b0001110;
    default: Cnode = 7'b1111111;
  endcase
```

```
always @(posedge clk or negedge rst_n)
  if (!rst_n)
    tmp \le 0;
  else
    tmp \le tmp + 1;
wire [2:0] s = tmp[19:17];
always @(s, SW)
  case (s)
     3'd0: digit = SW[3:0];
     3'd1: digit = SW[7:4];
     3'd2: digit = SW[11:8];
     3'd3: digit = SW[15:12];
     3'd4: digit = SW[19:16];
     3'd5: digit = SW[23:20];
     3'd6: digit = SW[27:24];
     3'd7: digit = SW[31:28];
     default: digit = 4'b0000;
  endcase
reg [7:0] AN_tmp;
always @(s)
  case (s)
    3'd0: AN tmp = 8'b11111110;
     3'd1: AN tmp = 8'b11111101;
     3'd2: AN tmp = 8'b11111011;
     3'd3: AN_tmp = 8'b11110111;
     3'd4: AN_tmp = 8'b11101111;
     3'd5: AN_tmp = 8'b11011111;
     3'd6: AN tmp = 8'b10111111;
     3'd7: AN_tmp = 8'b011111111;
    default: AN_tmp = 8'b11111111;
  endcase
assign AN = AN_tmp;
endmodule
```

Explanation:

This module handles:

- 7-segment decoding from 4-bit hex digits.
- Rotating through all 8 digits using a slow counter for persistence of vision.
- Providing proper active-low outputs to both the segment lines and digit enable pins.

Special care was taken to correct the segment encoding for 0 to avoid the visual artifact of it appearing as an "A."

XDC Snippet:

```
## This file is a general .xdc for the Nexys A7-100T
```

To use it in a project:

- uncomment the lines corresponding to used pins

- rename the used ports (in each line, after get_ports) according to the top level signal names in the project

Clock signal

create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {CLK100MHZ}];

##Switches

```
#IO L24N T3 RS0 15 Sch=sw[0]
set_property -dict { PACKAGE_PIN L16 | IOSTANDARD LVCMOS33 } [get_ports { SW[1] }];
#IO L3N T0 DQS EMCCLK 14 Sch=sw[1]
set property -dict { PACKAGE PIN M13 | IOSTANDARD LVCMOS33 } [get ports { SW[2] }];
#IO_L6N_T0_D08_VREF_14 Sch=sw[2]
set property -dict { PACKAGE PIN R15 | IOSTANDARD LVCMOS33 } [get ports { SW[3] }];
#IO L13N T2 MRCC 14 Sch=sw[3]
set property -dict { PACKAGE PIN R17 IOSTANDARD LVCMOS33 } [get ports { SW[4] }];
#IO_L12N_T1_MRCC_14 Sch=sw[4]
#IO L7N T1 D10 14 Sch=sw[5]
set property -dict { PACKAGE PIN U18 | IOSTANDARD LVCMOS33 } [get ports { SW[6] }];
#IO L17N T2 A13 D29 14 Sch=sw[6]
set property -dict { PACKAGE PIN R13 | IOSTANDARD LVCMOS33 } [get ports { SW[7] }];
#IO L5N T0 D07 14 Sch=sw[7]
```

```
set property -dict { PACKAGE PIN T8 | IOSTANDARD LVCMOS18 } [get ports { SW[8] }];
#IO_L24N_T3_34 Sch=sw[8]
set property -dict { PACKAGE PIN U8
                                    IOSTANDARD LVCMOS18 } [get_ports { SW[9] }];
#IO 25 34 Sch=sw[9]
set property -dict { PACKAGE PIN R16 | IOSTANDARD LVCMOS33 } [get ports { SW[10] }];
#IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
set_property -dict { PACKAGE_PIN T13 | IOSTANDARD LVCMOS33 } [get_ports { SW[11] }];
#IO_L23P_T3_A03_D19_14 Sch=sw[11]
set property -dict { PACKAGE PIN H6 | IOSTANDARD LVCMOS33 } [get_ports { SW[12] }];
#IO L24P T3 35 Sch=sw[12]
set property -dict { PACKAGE PIN U12 IOSTANDARD LVCMOS33 } [get ports { SW[13] }];
#IO_L20P_T3_A08_D24_14 Sch=sw[13]
set property -dict { PACKAGE PIN U11 | IOSTANDARD LVCMOS33 } [get ports { SW[14] }];
#IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
set property -dict { PACKAGE PIN V10 | IOSTANDARD LVCMOS33 } [get ports { SW[15] }];
#IO_L21P_T3_DQS_14 Sch=sw[15]
## LEDs
set property -dict { PACKAGE PIN H17 | IOSTANDARD LVCMOS33 } [get ports { LED[0] }];
#IO_L18P_T2_A24_15 Sch=led[0]
```

```
set property -dict { PACKAGE PIN K15 | IOSTANDARD LVCMOS33 } [get ports { LED[1] }];
#IO L24P T3 RS1 15 Sch=led[1]
set_property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [get_ports { LED[2] }];
#IO L17N T2 A25 15 Sch=led[2]
#IO L8P T1 D11 14 Sch=led[3]
set_property -dict { PACKAGE_PIN R18 | IOSTANDARD LVCMOS33 } [get_ports { LED[4] }];
#IO_L7P_T1_D09_14 Sch=led[4]
set property -dict { PACKAGE PIN V17 | IOSTANDARD LVCMOS33 } [get ports { LED[5] }];
#IO L18N T2 A11 D27 14 Sch=led[5]
#IO_L17P_T2_A14_D30_14 Sch=led[6]
set_property -dict { PACKAGE_PIN U16 | IOSTANDARD LVCMOS33 } [get_ports { LED[7] }];
#IO L18P T2 A12 D28 14 Sch=led[7]
set_property -dict { PACKAGE_PIN V16 | IOSTANDARD LVCMOS33 } [get_ports { LED[8] }];
#IO L16N T2 A15 D31 14 Sch=led[8]
set_property -dict { PACKAGE_PIN T15 | IOSTANDARD LVCMOS33 } [get_ports { LED[9] }];
#IO_L14N_T2_SRCC_14 Sch=led[9]
set property -dict { PACKAGE PIN U14 | IOSTANDARD LVCMOS33 } [get ports { LED[10] }];
#IO_L22P_T3_A05_D21_14 Sch=led[10]
set property -dict { PACKAGE PIN T16 | IOSTANDARD LVCMOS33 } [get ports { LED[11] }];
#IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=led[11]
```

```
set property -dict { PACKAGE PIN V15 | IOSTANDARD LVCMOS33 } [get ports { LED[12] }];
#IO_L16P_T2_CSI_B_14 Sch=led[12]
set property -dict { PACKAGE PIN V14 | IOSTANDARD LVCMOS33 } [get ports { LED[13] }];
#IO L22N T3 A04 D20 14 Sch=led[13]
set property -dict { PACKAGE PIN V12 | IOSTANDARD LVCMOS33 } [get ports { LED[14] }];
#IO L20N T3 A07 D23 14 Sch=led[14]
set property -dict { PACKAGE PIN V11 | IOSTANDARD LVCMOS33 } [get ports { LED[15] }];
#IO_L21N_T3_DQS_A06_D22_14 Sch=led[15]
#set_property -dict { PACKAGE_PIN R12 | IOSTANDARD LVCMOS33 } [get | ports { LED16 | B
}]; #IO L5P T0 D06 14 Sch=led16 b
#set_property -dict { PACKAGE_PIN M16 IOSTANDARD LVCMOS33 } [get_ports { LED16_G
}]; #IO L10P T1 D14 14 Sch=led16 g
#set_property -dict { PACKAGE_PIN N15 | IOSTANDARD LVCMOS33 } [get_ports { LED16_R
}]; #IO L11P T1 SRCC 14 Sch=led16 r
#set_property -dict { PACKAGE_PIN G14 IOSTANDARD LVCMOS33 } [get_ports { LED17_B
}]; #IO_L15N_T2_DQS_ADV_B_15 Sch=led17_b
#set_property -dict { PACKAGE_PIN_R11_IOSTANDARD LVCMOS33 } [get_ports { LED17_G
}]; #IO_0_14 Sch=led17_g
#set_property -dict { PACKAGE_PIN N16_IOSTANDARD LVCMOS33 } [get_ports { LED17_R
}]; #IO L11N T1 SRCC 14 Sch=led17 r
#7 segment display
set property -dict { PACKAGE PIN T10 | IOSTANDARD LVCMOS33 } [get ports { Cnode[0] }];
#IO L24N T3 A00 D16 14 Sch=ca
set property -dict { PACKAGE PIN R10 | IOSTANDARD LVCMOS33 } [get ports { Cnode[1] }];
#IO 25 14 Sch=cb
set_property -dict { PACKAGE_PIN K16 | IOSTANDARD LVCMOS33 } [get_ports { Cnode[2] }];
#IO 25 15 Sch=cc
set property -dict { PACKAGE PIN K13 | IOSTANDARD LVCMOS33 } [get ports { Cnode[3] }];
#IO_L17P_T2_A26_15 Sch=cd
set property -dict { PACKAGE PIN P15 | IOSTANDARD LVCMOS33 } [get ports { Cnode[4] }];
#IO_L13P_T2_MRCC_14 Sch=ce
set property -dict { PACKAGE PIN T11 IOSTANDARD LVCMOS33 } [get ports { Cnode[5] }];
#IO_L19P_T3_A10_D26_14 Sch=cf
set property -dict { PACKAGE PIN L18 IOSTANDARD LVCMOS33 } [get_ports { Cnode[6] }];
#IO_L4P_T0_D04_14 Sch=cg
```

set property -dict { PACKAGE PIN H15 | IOSTANDARD LVCMOS33 } [get ports { DP }];

#IO_L19N_T3_A21_VREF_15 Sch=dp

```
set property -dict { PACKAGE PIN J17 | IOSTANDARD LVCMOS33 } [get ports { AN[0] }];
#IO_L23P_T3_FOE_B_15 Sch=an[0]
set property -dict { PACKAGE PIN J18 | IOSTANDARD LVCMOS33 } [get ports { AN[1] }];
#IO L23N T3 FWE B 15 Sch=an[1]
set property -dict { PACKAGE PIN T9
                                  IOSTANDARD LVCMOS33 } [get_ports { AN[2] }];
#IO L24P T3 A01 D17 14 Sch=an[2]
set property -dict { PACKAGE PIN J14 | IOSTANDARD LVCMOS33 } [get ports { AN[3] }];
#IO_L19P_T3_A22_15 Sch=an[3]
set property -dict { PACKAGE PIN P14 | IOSTANDARD LVCMOS33 } [get ports { AN[4] }];
#IO L8N T1 D12 14 Sch=an[4]
set property -dict { PACKAGE PIN T14 | IOSTANDARD LVCMOS33 } [get ports { AN[5] }];
#IO L14P T2 SRCC 14 Sch=an[5]
set property -dict { PACKAGE PIN K2
                                   IOSTANDARD LVCMOS33 } [get_ports { AN[6] }];
#IO_L23P_T3_35 Sch=an[6]
set property -dict { PACKAGE PIN U13 | IOSTANDARD LVCMOS33 } [get ports { AN[7] }];
#IO_L23N_T3_A02_D18_14 Sch=an[7]
##Buttons
#set_property -dict { PACKAGE_PIN C12_IOSTANDARD LVCMOS33 } [get_ports {
CPU_RESETN }]; #IO_L3P_T0_DQS_AD1P_15 Sch=cpu_resetn
set property -dict { PACKAGE PIN N17 IOSTANDARD LVCMOS33 } [get ports { BTN C }];
#IO_L9P_T1_DQS_14 Sch=btnc
#set_property -dict { PACKAGE_PIN M18_IOSTANDARD LVCMOS33 } [get_ports { BTNU }];
#IO_L4N_T0_D05_14 Sch=btnu
#set_property -dict { PACKAGE_PIN_P17_IOSTANDARD LVCMOS33 } [get_ports { BTNL }];
#IO_L12P_T1_MRCC_14 Sch=btnl
#set_property -dict { PACKAGE_PIN M17 IOSTANDARD LVCMOS33 } [get_ports { BTNR }];
#IO L10N T1 D15 14 Sch=btnr
#set_property -dict { PACKAGE_PIN_P18_IOSTANDARD_LVCMOS33 } [get_ports { BTND }];
#IO_L9N_T1_DQS_D13_14 Sch=btnd
##Pmod Headers
##Pmod Header JA
#set_property -dict { PACKAGE_PIN_C17_IOSTANDARD LVCMOS33 } [get_ports { JA[1] }];
#IO_L20N_T3_A19_15 Sch=ja[1]
#set_property -dict { PACKAGE_PIN_D18_IOSTANDARD LVCMOS33 } [get_ports { JA[2] }];
#IO L21N T3 DQS A18 15 Sch=ja[2]
```

```
#set_property -dict { PACKAGE_PIN_E18_IOSTANDARD LVCMOS33 } [get_ports { JA[3] }];
#IO_L21P_T3_DQS_15 Sch=ja[3]
#set_property -dict { PACKAGE_PIN G17 | IOSTANDARD LVCMOS33 } [get_ports { JA[4] }];
#IO L18N T2 A23 15 Sch=ja[4]
#set_property -dict { PACKAGE_PIN D17 | IOSTANDARD LVCMOS33 } [get_ports { JA[7] }];
#IO L16N T2 A27 15 Sch=ja[7]
#set_property -dict { PACKAGE_PIN E17 | IOSTANDARD LVCMOS33 } [get_ports { JA[8] }];
#IO L16P T2 A28 15 Sch=ja[8]
#set_property -dict { PACKAGE_PIN F18 | IOSTANDARD LVCMOS33 } [get_ports { JA[9] }];
#IO L22N T3 A16 15 Sch=ja[9]
#set_property -dict { PACKAGE_PIN_G18_IOSTANDARD_LVCMOS33 } [get_ports { JA[10] }];
#IO_L22P_T3_A17_15 Sch=ja[10]
##Pmod Header JB
#set_property -dict { PACKAGE_PIN D14 IOSTANDARD LVCMOS33 } [get_ports { JB[1] }];
#IO L1P T0 AD0P 15 Sch=jb[1]
#set_property -dict { PACKAGE_PIN F16 IOSTANDARD LVCMOS33 } [get_ports { JB[2] }];
#IO L14N T2 SRCC 15 Sch=jb[2]
#set_property -dict { PACKAGE_PIN G16 | IOSTANDARD LVCMOS33 } [get_ports { JB[3] }];
#IO_L13N_T2_MRCC_15 Sch=jb[3]
#set_property -dict { PACKAGE_PIN H14 | IOSTANDARD LVCMOS33 } [get_ports { JB[4] }];
#IO L15P T2 DQS 15 Sch=jb[4]
#set_property -dict { PACKAGE_PIN E16 | IOSTANDARD LVCMOS33 } [get_ports { JB[7] }];
#IO L11N T1 SRCC 15 Sch=jb[7]
#set_property -dict { PACKAGE_PIN F13 | IOSTANDARD LVCMOS33 } [get_ports { JB[8] }];
#IO L5P T0 AD9P 15 Sch=jb[8]
#set_property -dict { PACKAGE_PIN G13 | IOSTANDARD LVCMOS33 } [get_ports { JB[9] }];
#IO_0_15 Sch=jb[9]
#set_property -dict { PACKAGE_PIN H16_IOSTANDARD LVCMOS33 } [get_ports { JB[10] }];
#IO L13P T2 MRCC 15 Sch=jb[10]
##Pmod Header JC
#set_property -dict { PACKAGE_PIN K1
                                     IOSTANDARD LVCMOS33 } [get_ports { JC[1] }];
#IO L23N T3 35 Sch=jc[1]
#set_property -dict { PACKAGE_PIN F6
                                     IOSTANDARD LVCMOS33 } [get_ports { JC[2] }];
#IO_L19N_T3_VREF_35 Sch=jc[2]
#set property -dict { PACKAGE PIN J2
                                     IOSTANDARD LVCMOS33 } [get_ports { JC[3] }];
#IO_L22N_T3_35 Sch=jc[3]
#set_property -dict { PACKAGE_PIN G6 | IOSTANDARD LVCMOS33 } [get_ports { JC[4] }];
#IO_L19P_T3_35 Sch=jc[4]
```

```
#set_property -dict { PACKAGE_PIN_E7 | IOSTANDARD LVCMOS33 } [get_ports { JC[7] }];
#IO_L6P_T0_35 Sch=jc[7]
#set property -dict { PACKAGE PIN J3
                                     IOSTANDARD LVCMOS33 } [get_ports { JC[8] }];
#IO_L22P_T3_35 Sch=jc[8]
#set property -dict { PACKAGE PIN J4
                                     IOSTANDARD LVCMOS33 } [get_ports { JC[9] }];
#IO_L21P_T3_DQS_35 Sch=jc[9]
#set property -dict { PACKAGE PIN E6
                                     IOSTANDARD LVCMOS33 } [get_ports { JC[10] }];
#IO_L5P_T0_AD13P_35 Sch=jc[10]
##Pmod Header JD
#set property -dict { PACKAGE PIN H4
                                     IOSTANDARD LVCMOS33 \ [get ports { JD[1] \}];
#IO_L21N_T3_DQS_35 Sch=jd[1]
#set property -dict { PACKAGE PIN H1
                                     IOSTANDARD LVCMOS33 \ [get ports { JD[2] \}];
#IO_L17P_T2_35 Sch=jd[2]
#set_property -dict { PACKAGE_PIN G1
                                      IOSTANDARD LVCMOS33 } [get_ports { JD[3] }];
#IO L17N T2 35 Sch=jd[3]
#set_property -dict { PACKAGE_PIN G3
                                      IOSTANDARD LVCMOS33 } [get_ports { JD[4] }];
#IO L20N T3 35 Sch=jd[4]
#set property -dict { PACKAGE PIN H2
                                     IOSTANDARD LVCMOS33 \ [get ports { JD[7] \}];
#IO_L15P_T2_DQS_35 Sch=jd[7]
#set_property -dict { PACKAGE_PIN G4
                                      IOSTANDARD LVCMOS33 } [get ports { JD[8] }];
#IO L20P T3 35 Sch=id[8]
#set_property -dict { PACKAGE_PIN G2
                                      IOSTANDARD LVCMOS33 } [get_ports { JD[9] }];
#IO_L15N_T2_DQS_35 Sch=jd[9]
#set_property -dict { PACKAGE_PIN F3
                                     IOSTANDARD LVCMOS33 } [get_ports { JD[10] }];
#IO L13N T2 MRCC 35 Sch=jd[10]
```

#Pmod Header JXADC

```
#set_property -dict { PACKAGE_PIN A14 IOSTANDARD LVCMOS33
                                                         } [get_ports { vauxn3
}]; #IO_L9N_T1_DQS_AD3N_15 Sch=xa_n[1]
#set_property -dict { PACKAGE_PIN A13 IOSTANDARD LVCMOS33
                                                         } [get_ports { vauxp3
}]; #IO_L9P_T1_DQS_AD3P_15 Sch=xa_p[1]
#set_property -dict { PACKAGE_PIN A16 IOSTANDARD LVCMOS33
                                                         } [get_ports {
vauxn10}]; #IO L8N T1 AD10N 15 Sch=xa n[2]
} [get_ports { vauxp10
}]; #IO_L8P_T1_AD10P_15 Sch=xa_p[2]
#set property -dict { PACKAGE PIN B17 IOSTANDARD LVCMOS33
                                                         } [get_ports { vauxn2
}]; #IO_L7N_T1_AD2N_15 Sch=xa_n[3]
#set property -dict { PACKAGE PIN B16 IOSTANDARD LVCMOS33
                                                         } [get_ports { vauxp2
}]; #IO_L7P_T1_AD2P_15 Sch=xa_p[3]
```

```
#set_property -dict { PACKAGE_PIN A18_IOSTANDARD LVCMOS33
                                                           } [get_ports { vauxn11
}]; #IO_L10N_T1_AD11N_15 Sch=xa_n[4]
#set property -dict { PACKAGE PIN B18 IOSTANDARD LVCMOS33
                                                           } [get_ports { vauxp11
}]; #IO_L10P_T1_AD11P_15 Sch=xa_p[4]
##VGA Connector
#set_property -dict { PACKAGE_PIN A3
                                  IOSTANDARD LVCMOS33 } [get_ports { VGA_R[0]
#set_property -dict { PACKAGE_PIN B4
                                  IOSTANDARD LVCMOS33 } [get_ports { VGA_R[1]
}]; #IO_L7N_T1_AD6N_35 Sch=vga_r[1]
#set property -dict { PACKAGE PIN C5
                                  IOSTANDARD LVCMOS33 } [get_ports { VGA_R[2]
}]; #IO_L1N_T0_AD4N_35 Sch=vga_r[2]
#set property -dict { PACKAGE PIN A4
                                  IOSTANDARD LVCMOS33 } [get_ports { VGA_R[3]
}]; #IO_L8P_T1_AD14P_35 Sch=vga_r[3]
#set property -dict { PACKAGE PIN C6
                                  IOSTANDARD LVCMOS33 } [get_ports { VGA_G[0]
}]; #IO_L1P_T0_AD4P_35 Sch=vga_g[0]
#set property -dict { PACKAGE PIN A5
                                 IOSTANDARD LVCMOS33 } [get_ports { VGA_G[1]
}]; #IO_L3N_T0_DQS_AD5N_35 Sch=vga_g[1]
#set_property -dict { PACKAGE_PIN B6
                                 IOSTANDARD LVCMOS33 } [get_ports { VGA_G[2]
}]; #IO_L2N_T0_AD12N_35 Sch=vga_g[2]
#set_property -dict { PACKAGE_PIN A6 | IOSTANDARD LVCMOS33 } [get_ports { VGA_G[3]
}]; #IO_L3P_T0_DQS_AD5P_35 Sch=vga_g[3]
#set_property -dict { PACKAGE_PIN B7
                                  IOSTANDARD LVCMOS33 } [get_ports { VGA B[0]
}]; #IO_L2P_T0_AD12P_35 Sch=vga_b[0]
#set_property -dict { PACKAGE_PIN C7
                                  IOSTANDARD LVCMOS33 } [get_ports { VGA_B[1]
}]; #IO_L4N_T0_35 Sch=vga_b[1]
                                  IOSTANDARD LVCMOS33 } [get_ports { VGA_B[2]
#set_property -dict { PACKAGE_PIN D7
}]; #IO_L6N_T0_VREF_35 Sch=vga_b[2]
}]; #IO_L4P_T0_35 Sch=vga_b[3]
#set_property -dict { PACKAGE_PIN B11 IOSTANDARD LVCMOS33 } [get_ports { VGA_HS }];
#IO_L4P_T0_15 Sch=vga_hs
#set_property -dict { PACKAGE_PIN B12 | IOSTANDARD LVCMOS33 } [get_ports { VGA_VS }];
```

##Micro SD Connector

#IO_L3N_T0_DQS_AD1N_15 Sch=vga_vs

```
#set_property -dict { PACKAGE_PIN_E2 | IOSTANDARD LVCMOS33 } [get_ports { SD_RESET_
}]; #IO_L14P_T2_SRCC_35 Sch=sd_reset
#set property -dict { PACKAGE PIN A1
                                    IOSTANDARD LVCMOS33 } [get ports { SD CD }];
#IO L9N T1 DQS AD7N 35 Sch=sd cd
#set property -dict { PACKAGE PIN B1
                                    IOSTANDARD LVCMOS33 } [get_ports { SD_SCK }];
#IO_L9P_T1_DQS_AD7P_35 Sch=sd_sck
#set property -dict { PACKAGE PIN C1
                                    IOSTANDARD LVCMOS33 } [get ports { SD CMD }];
#IO_L16N_T2_35 Sch=sd_cmd
#set property -dict { PACKAGE PIN C2
                                    IOSTANDARD LVCMOS33 } [get_ports { SD_DAT[0]
}]; #IO L16P T2 35 Sch=sd dat[0]
#set property -dict { PACKAGE PIN E1
                                    IOSTANDARD LVCMOS33 } [get_ports { SD_DAT[1]
}]; #IO_L18N_T2_35 Sch=sd_dat[1]
#set property -dict { PACKAGE PIN F1
                                    IOSTANDARD LVCMOS33 \ [get ports \ SD DAT[2]
}]; #IO_L18P_T2_35 Sch=sd_dat[2]
#set_property -dict { PACKAGE_PIN_D2 | IOSTANDARD LVCMOS33 } [get_ports { SD_DAT[3]
}]; #IO_L14N_T2_SRCC_35 Sch=sd_dat[3]
```

##Accelerometer

```
#set_property -dict { PACKAGE_PIN E15 | IOSTANDARD LVCMOS33 } [get_ports { ACL_MISO }]; #IO_L11P_T1_SRCC_15 Sch=acl_miso  
#set_property -dict { PACKAGE_PIN F14 | IOSTANDARD LVCMOS33 } [get_ports { ACL_MOSI }]; #IO_L5N_T0_AD9N_15 Sch=acl_mosi  
#set_property -dict { PACKAGE_PIN F15 | IOSTANDARD LVCMOS33 } [get_ports { ACL_SCLK }]; #IO_L14P_T2_SRCC_15 Sch=acl_sclk  
#set_property -dict { PACKAGE_PIN D15 | IOSTANDARD LVCMOS33 } [get_ports { ACL_CSN }]; #IO_L12P_T1_MRCC_15 Sch=acl_csn  
#set_property -dict { PACKAGE_PIN B13 | IOSTANDARD LVCMOS33 } [get_ports { ACL_INT[1] }]; #IO_L2P_T0_AD8P_15 Sch=acl_int[1]  
#set_property -dict { PACKAGE_PIN C16 | IOSTANDARD LVCMOS33 } [get_ports { ACL_INT[2] }]; #IO_L2OP_T3_A2O_15 Sch=acl_int[2]
```

##Temperature Sensor

##Omnidirectional Microphone

##PWM Audio Amplifier

```
#set_property -dict { PACKAGE_PIN A11 IOSTANDARD LVCMOS33 } [get_ports { AUD_PWM
}]; #IO_L4N_T0_15 Sch=aud_pwm
#set_property -dict { PACKAGE_PIN D12 IOSTANDARD LVCMOS33 } [get_ports { AUD_SD }];
#IO_L6P_T0_15 Sch=aud_sd
```

##USB-RS232 Interface

##USB HID (PS/2)

##SMSC Ethernet PHY

```
#set_property -dict { PACKAGE_PIN B3 | IOSTANDARD LVCMOS33 } [get_ports { ETH_RSTN
}]; #IO_L10P_T1_AD15P_35 Sch=eth_rstn
#set_property -dict { PACKAGE_PIN_D9 | IOSTANDARD_LVCMOS33 } [get_ports {
ETH CRSDV }]; #IO L6N T0 VREF 16 Sch=eth crsdv
#set_property -dict { PACKAGE_PIN C10 | IOSTANDARD LVCMOS33 } [get_ports {
ETH RXERR }]; #IO L13N T2 MRCC 16 Sch=eth rxerr
#set_property -dict { PACKAGE_PIN C11 | IOSTANDARD LVCMOS33 } [get_ports {
ETH_RXD[0] }]; #IO_L13P_T2_MRCC_16 Sch=eth_rxd[0]
#set_property -dict { PACKAGE_PIN D10 | IOSTANDARD LVCMOS33 } [get_ports {
ETH RXD[1] }]; #IO L19N T3 VREF 16 Sch=eth rxd[1]
#set_property -dict { PACKAGE_PIN B9 | IOSTANDARD LVCMOS33 } [get_ports { ETH_TXEN
}]; #IO L11N T1 SRCC 16 Sch=eth txen
#set_property -dict { PACKAGE_PIN A10 | IOSTANDARD LVCMOS33 } [get_ports {
ETH_TXD[0] }]; #IO_L14P_T2_SRCC_16 Sch=eth_txd[0]
#set_property -dict { PACKAGE_PIN_A8 | IOSTANDARD LVCMOS33 } [get_ports {
ETH_TXD[1] }]; #IO_L12N_T1_MRCC_16 Sch=eth_txd[1]
ETH REFCLK }]; #IO L11P T1 SRCC 35 Sch=eth refclk
}]; #IO L12P T1 MRCC 16 Sch=eth intn
```

##Quad SPI Flash

```
#set_property -dict { PACKAGE_PIN K17 IOSTANDARD LVCMOS33 } [get_ports {
QSPI_DQ[0] }]; #IO_L1P_T0_D00_MOSI_14 Sch=qspi_dq[0]
#set_property -dict { PACKAGE_PIN K18 IOSTANDARD LVCMOS33 } [get_ports {
QSPI_DQ[1] }]; #IO_L1N_T0_D01_DIN_14 Sch=qspi_dq[1]
#set_property -dict { PACKAGE_PIN L14 IOSTANDARD LVCMOS33 } [get_ports {
QSPI_DQ[2] }]; #IO_L2P_T0_D02_14 Sch=qspi_dq[2]
#set_property -dict { PACKAGE_PIN M14 IOSTANDARD LVCMOS33 } [get_ports {
QSPI_DQ[3] }]; #IO_L2N_T0_D03_14 Sch=qspi_dq[3]
#set_property -dict { PACKAGE_PIN L13 IOSTANDARD LVCMOS33 } [get_ports { QSPI_CSN }]; #IO_L6P_T0_FCS_B_14 Sch=qspi_csn
```


Explanation:

The constraint file was edited to map:

- clk to pin E3
- rst to pin C12
- SW[0]–SW[15] to slide switch pins

- LED[0]-LED[15] to corresponding output pins
- AN[0]–AN[7], Cnode[0]–Cnode[6], and dp to 7-segment display pins


TEST BENCH:




Explanation:

A simulation testbench was used to verify the display of various hex values by manipulating SW inputs and monitoring the Cnode and AN outputs to ensure the correct segments light up in the correct digit positions.

SCHEMATIC:



SYNTHESIS SCHEMATIC:



RESOURCE UTILIZATION:

Name 1	Slice LUTs	Slice Registers	Bonded IOB	BUFGCTRL
	(63400)	(126800)	(210)	(32)
N lab4_top	13	20	50	1

CONTRIBUTIONS:

Arvin Ghaloosian (50%)

- Designed and verified the seg7_driver module
- Handled on-board testing and debugging
- Implemented LED mirroring and switch logic

Vittorio Huizar (50%)

- Created the top-level wrapper and simulation testbench
- Edited constraint file for correct pin mapping
- Verified timing and logic in simulation

REFLECTION:

This lab deepened our understanding of display multiplexing and active-low logic systems. Fixing segment patterns and managing counter-based digit selection required careful consideration of how the display hardware interprets signal states. We also learned how small mistakes in logic encoding (like segment g being on for 0) can produce major visual issues. This project gave us valuable experience in both debugging hardware and refining HDL logic to suit physical device behavior.

Link to demo video:

https://youtu.be/QbWb4CQdcSk