



CalPolyPomona

College of
Engineering

California Polytechnic State University Pomona

Department of Electrical & Computer Engineering

Digital Circuit Design Lab Verilog

ECE 3300L

Lab Report #5


Presented By: Kobe Aquino (StudentID: 015266433)

& Daniel Mondragon Xicotencatl (StudentID: 012803856)

Presented to Mohamed Aly

July 21, 2025

Schematic:



Utilization:

Tcl ConsoleMessagesLogReportsDesign RunsDRCMethodologyPowerTiming

Q

||

9. Black Boxes

10. Instantiated Netlists


1. Slice Logic

| | | | | | | |
|--|-----------------------|------|-------|------------|-----------|-------|
| | Site Type | Used | Fixed | Prohibited | Available | Util% |
| | Slice LUTs | 31 | 0 | 0 | 63400 | 0.05 |
| | LUT as Logic | 31 | 0 | 0 | 63400 | 0.05 |
| | LUT as Memory | 0 | 0 | 0 | 19000 | 0.00 |
| | Slice Registers | 64 | 0 | 0 | 126800 | 0.05 |
| | Register as Flip Flop | 64 | 0 | 0 | 126800 | 0.05 |
| | Register as Latch | 0 | 0 | 0 | 126800 | 0.00 |
| | F7 Muxes | 4 | 0 | 0 | 31700 | 0.01 |
| | F8 Muxes | 0 | 0 | 0 | 15850 | 0.00 |


* Warning! LUT value is adjusted to account for LUT combining.

Simulation:


Bcd_up_down_counter_tb: Units properly counting 0-9, with the pulse correctly going 0-1 so that the tens count correctly from 0-9.




Clock_divider_tb:



mux32x1_tb:



seg7_scan_tb:



Team Contributions:

Daniel Mondragon Xicotencatl + 50%

Kobe Aquino + 50%

We both collaborated on the Verilog HDL by testing and modifying each other's modules, writing the test bench simulations together, and writing the report. Daniel uploaded to Github, and Kobe uploaded the demo to Youtube.