ECE3300L Lab 4

Switch-to-7-Segment Display with hexadecimal values

Group X

Czyrone Agbayani (BID: 014766336)

Caleb Jala-Guinto (BID: 015446587)

Objective:

The objective of this lab is to design and implement a Verilog module that interfaces the switches on the Nexys A7 FPGA board with the onboard 8-digit 7-segment display. Specifically, the lab demonstrates how 4-bit binary inputs from groups of switches (SW[15:0]) can be decoded and displayed as hexadecimal digits (0–F) across the 7-segment display. The display is time-multiplexed so that each digit is refreshed rapidly in sequence, and the left four digits mirror the right four to validate signal replication


Top Display module:

```
22 - module top_display(
         input clk,
24 :
        input rst,
25
        input [15:0] SW,
26
       output [15:0] LED,
27
        output [6:0] seg,
28
        output dp,
29
        output [7:0] an
30
    );
31
32
         assign LED = SW;
33
         wire [31:0] SW ext = {16'b0, SW};
34
35
         seg7 driver u seg7 (
36
             .clk(clk),
37
             .rst n(~rst),
38
             .SW(SW_ext),
39
             .seg(seg),
40
             .dp(dp),
41
             .an(an)
42
         );
43
44 🖨 endmodule
```

XDC file:

```
6 ' # Clock signal
7 set property -dict { PACKAGE_PIN E3 IOSTANDARD LVCMOS33 } [get ports { clk }]; #IO L12P T1 MRCC 35 Sch=clk100mhz
8 create clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get ports {clk}];
   create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports {clk}];
11 ##Switches
12
| 13 | set_property -dict { PACKAGE_PIN_J15 | IOSTANDARD LVCMOS33 } [get_ports { SW[0] }]; #IO_L24N_T3_RSO_15_Sch=sv[0] |
| 14 | set_property -dict { PACKAGE_PIN_L16 | IOSTANDARD LVCMOS33 } [get_ports { SW[1] }]; #IO_L3N_T0_DQS_EMCCLK_14_Sch=sv[1] |
| 15 | set_property -dict { PACKAGE_PIN_M13 | IOSTANDARD LVCMOS33 } [get_ports { SW[2] }]; #IO_L6N_T0_D08_VREF_14_Sch=sv[2] |
16 set property -dict { PACKAGE PIN R15 | IOSTANDARD LVCMOS33 } [get ports { SW[3] }]; #IO_L13N_T2 MRCC_14 Sch=sw[3] | Set_property -dict { PACKAGE_PIN R17 | IOSTANDARD LVCMOS33 } [get_ports { SW[4] }]; #IO_L12N_T1_MRCC_14 Sch=sw[4] |
18 set property -dict { PACKAGE PIN T18 IOSTANDARD LVCMOS33 } [get ports { SW[5] }]; #IO L7N T1 D10 14 Sch=sw[5]
19 set property -dict { PACKAGE PIN U18 IOSTANDARD LVCMOS33 } [get ports { SW[6] }]; #IO LIN T2 A13 D29 14 Sch=sw[6] 20 set property -dict { PACKAGE PIN R13 IOSTANDARD LVCMOS33 } [get ports { SW[7] }]; #IO L5N T0 D07 14 Sch=sw[7]
24 set property -dict { PACKAGE_PIN T13 IOSTANDARD LVCMOS33 } [get ports { SW[11] }]; #IO L23P T3 A03 D19 14 Sch=sw[11]
27
   set_property -dict { PACKAGE_PIN U11 IOSTANDARD LVCMOS33 } [get_ports { SW[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
28 set property -dict { PACKAGE PIN V10 IOSTANDARD LVCMOS33 } [get ports { SW[15] }]; #IO L21P T3 DQS 14 Sch=sw[15]
31  ## LEDs
32
set_property -dict { PACKAGE_PIN N14 IOSTANDARD LVCMOS33 } [get_ports { LED[2] }]; #IO_L8P_T1_D11_14 Sch=led[3] set_property -dict { PACKAGE_PIN R18 IOSTANDARD LVCMOS33 } [get_ports { LED[4] }]; #IO_L7P_T1_D09_14 Sch=led[4]
36
37
   set property -dict { PACKAGE PIN V17 IOSTANDARD LVCMOS33 } [get ports { LED[5] }]; #IO L18N T2 A11 D27 14 Sch=led[5]
38
58 #7 segment display
59
62 set property -dict { PACKAGE_PIN K16 IOSTANDARD LVCMOS33 } [get_ports { seg[2] }]; #IO_25_15 Sch=cc
63 set property -dict { PACKAGE_PIN K13 IOSTANDARD LVCMOS33 } [get ports { seg[3] }]; #IO L17P T2 A26 15 Sch=cd
64 set property -dict { PACKAGE PIN P15 | IOSTANDARD LVCMOS33 } [get ports { seg[4] }]; #IO L13P T2 MRCC 14 Sch=ce
   set_property -dict { PACKAGE_PIN T11 IOSTANDARD LVCMOS33 } [get_ports { seg[5] }]; #IO_L19P_T3_A10_D26_14 Sch=cf
65
66
   67
68
   69
   set property -dict { PACKAGE_PIN J17 | IOSTANDARD LVCMOS33 } [get ports { an[0] }]; #IO_L23P_T3_FOE_B_15 Sch=an[0]
70
71 set property -dict { PACKAGE PIN J18 IOSTANDARD LVCMOS33 } [get ports { an[1] }]; #IO L23N T3 FWE B 15 Sch-an[1]
IOSTANDARD LVCMOS33 } [get_ports { an[2] }]; #IO_L24P_T3_A01_D17_14_Sch=an[2]
74 set property -dict { PACKAGE_PIN P14 IOSTANDARD LVCMOS33 } [get ports { an[4] }]; #IO L8N T1 D12 14 Sch=an[4]
75 set property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS33 } [get ports { an[5] }]; #IO L14P T2 SRCC 14 Sch=an[5]
76 set property -dict { PACKAGE_PIN K2 IOSTANDARD LVCMOS33 } [get ports { an[6] }]; #IO L23P T3 35 Sch=an[6]
77 set property -dict { PACKAGE_PIN Ul3 IOSTANDARD LVCMOS33 } [get ports { an[7] }]; #IO L23N T3 A02 D18 14 Sch=an[7]
```

Test Bench:



This is a test bench to simulate the design's behaviour.

Video Link:

https://youtube.com/shorts/UUslM2u2vWI

Contributions:

Czyrone (50%) - Physical Demo, Verilog Code Caleb (50%) - Test Bench Both worked on the lab report together and troubleshooted code

Reflections:

We ran into a few issues along the way that helped us better understand how digital logic and hardware actually behave. At first, only the middle segments of the display were lighting up, which made it clear something was off. That led us to double-check the segment encodings, constraint file, and how we were handling the digit multiplexing. We also realized that using assign and reg types together can cause issues, and it's better to separate out combinational logic properly. As part of the final design, we mirrored the right four digits to the left four on the display to demonstrate data reuse and consistent segment control across all eight digits. Once we fixed those issues and got the mirrored display working correctly, everything came together. Overall, this lab really helped us get more comfortable debugging in Verilog and reminded us that in hardware design, slow and steady troubleshooting is key.