ECE 3300 Lab 2:

4x16 Decoder Design

Group J Team Members:

Sean Go - 016224728 Ryan Tran - 016127189

June 25, 2025

Introduction

This lab was to design, simulate, and implement a 4-to-16 line decoder using Verilog HDL on the Nexys A7-100T FPGA board. The decoder takes a 4-bit input along with an enable signal and activates exactly one of sixteen outputs when enabled, while keeping all outputs low when disabled. Through this lab, we practiced both structural (gate-level) and behavioral coding techniques, created a self-checking testbench for functional verification, and explored FPGA resource utilization and timing analysis using Xilinx Vivado. The hands-on implementation provided practical experience in digital design workflows and hardware testing.

Gate-Level Implementation

decoder3x8

```
module decoder3x8(input wire E, input wire [2:0] sw, output wire [7:0] led);
    assign led[0] = E & ~sw[2] & ~sw[1] & ~sw[0];
    assign led[1] = E & ~sw[2] & ~sw[1] & sw[0];
    assign led[2] = E & ~sw[2] & sw[1] & ~sw[0];
    assign led[3] = E & ~sw[2] & sw[1] & sw[0];
    assign led[4] = E & sw[2] & ~sw[1] & ~sw[0];
    assign led[5] = E & sw[2] & ~sw[1] & sw[0];
    assign led[6] = E & sw[2] & sw[1] & ~sw[0];
    assign led[7] = E & sw[2] & sw[1] & sw[0];
    assign led[7] = E & sw[2] & sw[1] & sw[0];
```

decoder4x16

```
module decoder4x16(input wire E, input wire [3:0] sw, output wire [15:0] led);
    wire [7:0] led_Low, led_High;
    wire E_Low, E_High;

assign E_Low = E & ~sw[3]; //Enable lower 3-8 decoder when X[3] = 0
    assign E_High = E & sw[3]; //Enable higher 3-8 decoder when X[3] = 1

decoder3x8 dec_low (.E(E_Low), .sw(sw[2:0]), .led(led_Low));
    decoder3x8 dec_high (.E(E_High), .sw(sw[2:0]), .led(led_High));

assign led = {led_High, led_Low};
```

Behavioral Implementation:

decoder4x16_behave


endmodule

```
module decoder4x16 behave(input wire E, input wire [3:0] sw, output reg [15:0] led);
    always @(*) begin
        led = 16'b0; //Resets all output to 0
        if (E) begin //Only decode when Enabled
            case(sw) //Decode based on 4 bit input
                4'b0000: led = 16'b0000 0000 0000 0001; // Output 0 active
                4'b0001: led = 16'b0000 0000 0000 0010; // Output 1 active
                4'b0010: led = 16'b0000 0000 0000 0100; // Output 2 active
                4'b0011: led = 16'b0000 0000 0000 1000; // Output 3 active
                4'b0100: led = 16'b0000 0000 0001 0000; // Output 4 active
                4'b0101: led = 16'b0000_0000_0010_0000; // Output 5 active
                4'b0110: led = 16'b0000 0000 0100 0000; // Output 6 active
                4'b0111: led = 16'b0000 0000 1000 0000; // Output 7 active
                4'b1000: led = 16'b0000 0001 0000 0000; // Output 8 active
                4'b1001: led = 16'b0000 0010 0000 0000; // Output 9 active
                4'b1010: led = 16'b0000 0100 0000 0000; // Output 10 active
                4'b1011: led = 16'b0000 1000 0000 0000; // Output 11 active
                4'b1100: led = 16'b0001 0000 0000 0000; // Output 12 active
                4'bl101: led = 16'b0010 0000 0000 0000; // Output 13 active
                4'b1110: led = 16'b0100 0000 0000 0000; // Output 14 active
                4'blll1: led = 16'bl000 0000 0000 0000; // Output 15 active
            endcase
        end
    end
endmodule
```


XDC Code

```
12 : ##Switches
13 set_property -dict { PACKAGE_PIN J15 | IOSTANDARD LVCMOS33 } [get_ports { sw[0] }]; #IO_L24N_T3_RSO_15_Sch=sv[0] |
14 set_property -dict { PACKAGE_PIN L16 | IOSTANDARD LVCMOS33 } [get_ports { sw[1] }]; #IO_L3N_T0_DQS_EMCCLK_14_Sch=sv[1] |
15 set_property -dict { PACKAGE_PIN M13 | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_VREF_14_Sch=sv[2] |
30 ## LEDs
33 set_property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [get_ports { led[2] }]; #IO_L17N_T2_A25_15 Sch=led[2]
34 set_property -dict { PACKAGE_PIN N14 IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L8P_T1_D11_14 Sch=led[3]
35 set property -dict { PACKAGE_PIN R18 IOSTANDARD LVCMOS33 } [get ports { led[4] }]; #IO_L7F_T1_D09_14 Sch=led[4]
36 set property -dict { PACKAGE_PIN V17 IOSTANDARD LVCMOS33 } [get ports { led[5] }]; #IO_L18N_T2_A1_D27_14 Sch=led[5]
38 set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS33 } [get_ports { led[7] }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
                            IOSTANDARD LVCMOS33 } [get_ports { led[8] }]; #IO_L16N_T2_A15_D31_14 Sch=led[8]
39 set property -dict { PACKAGE_PIN V16
42 | set_property -dict { PACKAGE_PIN T16
                            IOSTANDARD LVCMOS33 } [get_ports { led[11] }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=led[11]
43 set property -dict { PACKAGE_PIN V15 | IOSTANDARD LVCMOS33 } [get ports { led[12] }]; #IO L16P T2 CSI B 14 Sch=led[12]
44 set property -dict { PACKAGE_PIN V14
                            IOSTANDARD LVCMOS33 } [get_ports { led[13] }]; #IO_L22N_T3_A04_D20_14 Sch=led[13]
```

Schematic:



Test bench:



Group video link

https://youtu.be/bMu9dKWkCvg

Contributions

Sean Go (50%) - Implementation and board demo Ryan Tran (50%) - Verilog programming and test benching

Reflection

Completing this lab provided valuable hands-on experience in digital design and FPGA development. I gained a deeper understanding of how gate-level and behavioral coding approaches differ in terms of readability, flexibility, and hardware efficiency. Writing the self-checking testbench taught me how important automated verification is when ensuring design correctness, especially for larger projects. Additionally, using Vivado's synthesis and implementation tools gave me practical insights into resource utilization and timing analysis. Programming the Nexys A7-100T board and seeing the physical LEDs respond as expected was a very satisfying demonstration of how HDL code translates to working hardware. Overall, this lab strengthened both my coding and debugging skills and reinforced key concepts in digital systems design.

Conclusion

This lab demonstrated how to design, simulate, and implement a 4x16 decoder with an enable control on an FPGA. Both structural and behavioral coding approaches were explored, with functional verification achieved through a self-checking testbench and board testing. The final design met all functional and timing requirements with very low resource utilization.