ECE 3300L Lab 1 - Switch ↔ LED Interface

By: Raj Gokidi and Priyanka Ravinder

California State Polytechnic University, Pomona

June 18th, 2025

Introduction

This lab involves creating a simple interface between switches and LEDs on the Nexys A7-100T FPGA board. The goal is to build a Verilog module that reads the 16 user switches and directly controls the 16 LEDs on the board. Each switch will turn its corresponding LED on or off creating a mapping between the inputs and outputs. This lab teaches the basics of FPGA development such as writing Verilog code, setting up pin constraints, and programming the board.

Verilog Code

```
module switch_led_interface(
   input wire [15:0] sw,
   output wire [15:0] led
   );
   assign led = sw;
endmodule
```

Constraint Code

```
## Switches
set property -dict { PACKAGE PIN J15 | IOSTANDARD LVCMOS33 } [get ports {sw[0]}]
set property -dict { PACKAGE PIN L16 | IOSTANDARD LVCMOS33 } [get ports {sw[1]}]
set property -dict { PACKAGE PIN M13 IOSTANDARD LVCMOS33 } [get ports {sw[2]}]
set_property -dict { PACKAGE_PIN R15 | IOSTANDARD LVCMOS33 } [get_ports {sw[3]}]
set property -dict { PACKAGE PIN R17 IOSTANDARD LVCMOS33 } [get ports {sw[4]}]
set property -dict { PACKAGE PIN T18
                                    IOSTANDARD LVCMOS33 } [get_ports {sw[5]}]
set_property -dict { PACKAGE_PIN U18 IOSTANDARD LVCMOS33 } [get_ports {sw[6]}]
set property -dict { PACKAGE PIN R13 IOSTANDARD LVCMOS33 } [get ports {sw[7]}]
set property -dict { PACKAGE PIN T8
                                    IOSTANDARD LVCMOS33 } [get_ports {sw[8]}]
set_property -dict { PACKAGE_PIN U8
                                    IOSTANDARD LVCMOS33 } [get_ports {sw[9]}]
set_property -dict { PACKAGE_PIN R16 | IOSTANDARD LVCMOS33 } [get_ports {sw[10]}]
set property -dict { PACKAGE PIN T13 | IOSTANDARD LVCMOS33 } [get ports {sw[11]}]
set property -dict { PACKAGE PIN H6
                                    IOSTANDARD LVCMOS33 } [get_ports {sw[12]}]
set_property -dict { PACKAGE_PIN U12 | IOSTANDARD LVCMOS33 } [get_ports {sw[13]}]
set_property -dict { PACKAGE_PIN_U11 | IOSTANDARD LVCMOS33 } [get_ports {sw[14]}]
set_property -dict { PACKAGE_PIN V10 | IOSTANDARD LVCMOS33 } [get_ports {sw[15]}]
```

LEDs

```
set property -dict { PACKAGE PIN H17 | IOSTANDARD LVCMOS33 } [get_ports {led[0]}]
set property -dict { PACKAGE PIN K15 | IOSTANDARD LVCMOS33 } [get ports {led[1]}]
set_property -dict { PACKAGE_PIN J13 | IOSTANDARD LVCMOS33 } [get_ports {led[2]}]
set_property -dict { PACKAGE_PIN N14 | IOSTANDARD LVCMOS33 } [get_ports {led[3]}]
set property -dict { PACKAGE PIN R18 IOSTANDARD LVCMOS33 } [get ports {led[4]}]
set property -dict { PACKAGE PIN V17 IOSTANDARD LVCMOS33 } [get ports {led[5]}]
set property -dict { PACKAGE PIN U17
                                     IOSTANDARD LVCMOS33 } [get_ports {led[6]}]
                                     IOSTANDARD LVCMOS33 } [get_ports {led[7]}]
set property -dict { PACKAGE PIN U16
set property -dict { PACKAGE PIN V16 | IOSTANDARD LVCMOS33 } [get ports {led[8]}]
set_property -dict { PACKAGE_PIN T15 | IOSTANDARD LVCMOS33 } [get_ports {led[9]}]
set property -dict { PACKAGE PIN U14 | IOSTANDARD LVCMOS33 } [get ports {led[10]}]
set property -dict { PACKAGE PIN T16 | IOSTANDARD LVCMOS33 } [get ports {led[11]}]
set property -dict { PACKAGE PIN V15 | IOSTANDARD LVCMOS33 } [get ports {led[12]}]
set property -dict { PACKAGE PIN V14 | IOSTANDARD LVCMOS33 } [get ports {led[13]}]
set_property -dict { PACKAGE_PIN V12 | IOSTANDARD LVCMOS33 } [get_ports {led[14]}]
set_property -dict { PACKAGE_PIN V11 | IOSTANDARD LVCMOS33 } [get_ports {led[15]}]
```

	-+-		-+		-+-		-+			
Site Type		Used	1	Fixed	!	Prohibited	1	Available	Util:	ŧ
Slice LUTs*	1	0	1	0	Ī	0	1	63400	0.00)
LUT as Logic	1	0	1	0	ı	0	Ì	63400		
LUT as Memory	1	0	1	0	ı	0	1	19000	0.00	ı
Slice Registers	1	0	1	0	ı	0	1	126800	0.00	i
Register as Flip Flop	1	0	1	0	ı	0	1	126800	0.00	1
Register as Latch	1	0	1	0	ı	0	1	126800	0.00	1
F7 Muxes	1	0	1	0	ı	0	1	31700	0.00	1
F8 Muxes	1	0	1	0	1	0		15850 I	0.00	1

According to the utilization report we can see that we used 0 LUTs and 0 FFs since our Verilog code was simply wiring the switches to the LEDs. This does not require any combinational logic hence the 0 LUTs and no sequences hence the 0 FFs.

Reflection

This lab provided a good introduction to FPGA development by teaching the basic workflow of writing Verilog code, creating constraint files, and programming hardware. The simple switch-to-LED mapping helped me understand how digital signals flow from inputs to outputs in an FPGA without getting overwhelmed by complex logic. Working with the XDC file taught me how important it is to properly map logical port names to physical pins on the board.

Youtube link: https://youtu.be/IX6tRP1XMj8