# ECE3300L Lab 7

Group B

By Faris Khan (ID #: 012621102)

**AND** 

Nicholas Williams (ID#:016556982)

6 August 2025

#### **Introduction**

In this lab, we designed and implemented a 16-bit barrel shifter and connected it to a 4-digit 7-segment display on the Nexys A7 FPGA board. The goal was to allow the user to shift or rotate a 16-bit input word by a variable amount in either direction (left or right), using push-button controls. To make the system user-friendly and visually observable, we used debounced toggle logic to treat the push-buttons like switches and displayed the result of each operation using a scanned 7-segment display. The lab helped us understand how to build a shift/rotate unit using MUX-based logic and control it interactively using real hardware inputs. It also reinforced concepts like clock division, debouncing, and hardware display multiplexing.

#### Code

#### clock\_divider\_fixed.v

```
module clock divider fixed(
    input wire clk_in,
    output reg clk 1kHz = 0,
    output reg clk demo = 0
);
   parameter DIV_VALUE = 26'd50_000_000;
    reg [25:0] count_1kHz = 0;
    reg [15:0] count_demo = 0;
    always @(posedge clk_in) begin
        count 1kHz <= count 1kHz + 1;
        if (count_1kHz >= DIV_VALUE/1000) begin
            count_1kHz <= 0;
            clk_lkHz <= ~clk_lkHz;
        end
    end
    always @(posedge clk lkHz) begin
        count_demo <= count_demo + 1;
        if (count demo >= 500) begin // ~2 Hz toggle
            count_demo <= 0;
            clk_demo <= ~clk_demo;
        end
    end
endmodule
```

The clock\_divider\_fixed module takes the 100 MHz input clock from the Nexys A7 board and slows it down to create two lower-frequency clocks. The first output, clk\_1kHz, is used for debouncing button inputs and scanning the 7-segment display, so that button presses are stable and the display refreshes fast enough to look smooth. The second output, clk\_demo, runs at around 2 Hz and is used to control the barrel shifter at a slow speed so we can clearly see the shifting or rotating changes on the display. This module helped make the system easier to test and observe during the demo.

#### debounce toggle.v

```
module debounce_toggle(
   input wire clk_lkHz,
   input wire btn_raw,
   output reg btn_toggle = 0
);

reg [2:0] sync = 3'b000;
reg prev = 0;

always @(posedge clk_lkHz) begin
   sync <= {sync[1:0], btn_raw};
   if (sync[2] & ~prev)
        btn_toggle <= ~btn_toggle;
   prev <= sync[2];
   end
endmodule</pre>
```

The debounce\_toggle module is used to clean up noisy button signals. It takes in a raw button input (btn\_raw) and a 1 kHz clock (clk\_1kHz) and outputs a stable toggle signal (btn\_toggle). Inside the module, the raw input is passed through a 3-bit shift register (sync) to help remove glitches or bouncing effects that happen when physical buttons are pressed. When a clean rising edge is detected, the module toggles the output state.

#### shamt counter.v

```
module shamt_counter(
    input wire clk,
    input wire rst,
    input wire inc,
    output reg [1:0] shamt_bits = 0
);
    always @(posedge clk or posedge rst) begin
        if (rst)
            shamt_bits <= 0;
        else if (inc)
            shamt_bits <= shamt_bits + 1;
    end
endmodule</pre>
```

The shamt\_counter module is a simple 2-bit counter used to control the upper two bits of the shift amount (SHAMT[3:2]). It takes a clock, a reset signal (rst), and an increment signal (inc). On every rising edge of the clock, if the reset is high, the counter resets to zero. Otherwise, if inc is high, it increases the count by one. This module was driven by the center button in our lab, which let us cycle through different shift amounts.

#### barrel\_shifter16.v

```
module barrel_shifter16(
  input wire [15:0] data_in,
  input wire [3:0] shamt,
  input wire dir.
  input wire rotate,
  output wire [15:0] data_out
  wire [15:0] stage [4:0];
  assign stage[0] = data in;
  genvar i:
  generate
     for (i = 0; i < 4; i = i + 1) begin: shift_stage
       wire [15:0] shifted;
        assign shifted = dir ?
          assign stage[i+1] = shamt[i] ? shifted : stage[i];
  endgenerate
  assign data_out = stage[4];
endmodule
```

The barrel\_shifter16 module performs 16-bit shifting and rotating based on user-selected controls. It takes a 16-bit input (data\_in), a 4-bit shift amount (shamt), a direction (dir), and a rotate control (rotate). The module uses a 4-stage shift tree, where each stage can optionally shift the input by 1, 2, 4, or 8 bits depending on the corresponding bit in shamt. If dir is 0, the data is shifted or rotated to the left; if it's 1, it shifts or rotates to the right. When rotate is 0, logical shifts are performed (with 0s filling in), and when it's 1, the bits wrap around.

#### hex\_to\_7seg.v

```
module hex to 7seg (
    input wire [3:0] hex,
    output reg [6:0] seg
);
    always @(*) begin
        case (hex)
            4'h0: seg = 7'b10000000; // 0
            4'hl: seg = 7'bl1111001; // 1
            4'h2: seg = 7'b0100100; // 2
            4'h3: seg = 7'b0110000; // 3
            4'h4: seg = 7'b0011001; // 4
            4'h5: seg = 7'b0010010; // 5
            4'h6: seg = 7'b00000010; // 6
            4'h7: seg = 7'bl1111000; // 7
            4'h8: seg = 7'b00000000; // 8
            4'h9: seg = 7'b0010000; // 9
            4'hA: seg = 7'b0001000; // A
            4'hB: seg = 7'b00000011; // b
            4'hC: seg = 7'b1000110; // C
            4'hD: seg = 7'b0100001; // d
            4'hE: seg = 7'b00000110; // E
            4'hF: seg = 7'b0001110; // F
            default: seg = 7'bllllllll; // Off
        endcase
    end
endmodule
```

The hex\_to\_7seg module converts a 4-bit hexadecimal value into the corresponding 7-segment display pattern. It takes a 4-bit input (hex) and outputs a 7-bit signal (seg) that determines which segments should be lit to show numbers 0–9 and letters A–F. Each segment pattern is hardcoded using a case statement, so the correct digit or letter appears on the display. This module was used in our lab to show each 4-bit nibble of the 16-bit barrel shifter output on the 7-segment display. It allowed us to visually verify the result of every shift or rotate operation in real time.

#### seg7\_scan8.v

```
module seg7_scan8 (
    input wire clk lkHz,
    input wire rst n,
    input wire [6:0] seg0, seg1, seg2, seg3, // 4 digit segments
                                          // active segment pattern
    output reg [6:0] seg,
    output reg [7:0] an
                                            // anode control
);
    reg [1:0] digit_index;
    always @(posedge clk_lkHz or negedge rst_n) begin
        if (!rst_n)
           digit index <= 0;
        else
           digit_index <= digit_index + 1;
    end
    always @(*) begin
        // Default: all digits off
       an = 8'bllll 1111;
        seg = 7'blllllll;
        case (digit index)
            2'b00: begin
               an = 8'b1111 1110; // ANO active
                seg = seg0;
            end
            2'b01: begin
               an = 8'b1111 1101; // AN1 active
               seg = segl;
            end
            2'b10: begin
               an = 8'b1111_1011; // AN2 active
                seg = seg2;
            end
            2'bll: begin
               an = 8'b1111_0111; // AN3 active
               seg = seg3;
            end
        endcase
    end
endmodule
```

The seg7\_scan8 module is used to control four digits of the 7-segment display by rapidly cycling through them one at a time. It takes in a 1 kHz clock (clk\_1kHz), an active-low reset (rst\_n), and four pre-decoded 7-segment values (seg0 to seg3). The

module uses a 2-bit counter (digit\_index) to switch between digits every clock cycle. At any given time, only one digit is active by setting one bit low in the AN output, while the rest remain off.

### top\_lab7.v


```
module top_lab7(
   input wire CLK,
   input wire [15:0] SW,
   input wire BTNC, BTNU, BTND, BTNL, BTNR,
   output wire [7:0] LED,
   output wire [6:0] SEG,
   output wire [7:0] AN
   wire clk_lkHz, clk_demo;
   clock_divider_fixed clkdiv(.clk_in(CLK), .clk_lkHz(clk_lkHz), .clk_demo(clk_demo));
   wire dir_tog, rot_tog, sham0_tog, shaml_tog;
   debounce_toggle d_dir(.clk_lkHz(clk_lkHz), .btn_raw(BTNU), .btn_toggle(dir_tog));
   debounce_toggle d_rot(.clk_lkHz(clk_lkHz), .btn_raw(BTND), .btn_toggle(rot_tog));
   debounce_toggle d_s0 (.clk_lkHz(clk_lkHz), .btn_raw(BTNL), .btn_toggle(sham0_tog));
   debounce_toggle d_sl (.clk_lkHz(clk_lkHz), .btn_raw(BTNR), .btn_toggle(shaml_tog));
   wire [1:0] shamt_32;
   wire btnC tog;
   debounce_toggle d_rst(.clk_lkHz(clk_lkHz), .btn_raw(BTNC), .btn_toggle(btnC_tog));
   wire btnC_edge = btnC_tog & ~btnC_prev;
   always @(posedge clk demo) begin
       btnC_prev <= btnC_tog;</pre>
   shamt_counter shctr(.clk(clk_demo), .rst(1'b0), .inc(btnC_edge), .shamt_bits(shamt_32));
   wire [3:0] shamt = {shamt 32, shaml tog, sham0 tog};
   wire [15:0] barrel out;
   wire [15:0] result_word;
   assign result_word = barrel_out;
   barrel_shifter16 shifter(
       .data in(SW),
        .shamt(shamt),
       .dir(dir tog),
        .rotate(rot_tog),
        .data_out(barrel_out)
   assign LED = {shamt, rot_tog, dir_tog};
   wire [3:0] hex0 = result_word[3:0];
   wire [3:0] hex1 = result_word[7:4];
   wire [3:0] hex2 = result_word[11:8];
   wire [3:0] hex3 = result_word[15:12];
   wire [6:0] seg0, seg1, seg2, seg3;
   hex_to_7seg h0(.hex(hex0), .seg(seg0));
   hex_to_7seg hl(.hex(hex1), .seg(seg1));
   hex_to_7seg h2(.hex(hex2), .seg(seg2));
   hex_to_7seg h3(.hex(hex3), .seg(seg3));
   seg7_scan8 scanner(
       .clk_lkHz(clk_lkHz),
       .rst_n(l'bl),
        .seg0(seg0),
```

The top\_lab7 module connects all the other components together to implement the full functionality of the lab on the Nexys A7 FPGA. It takes in the 100 MHz system clock, the 16-bit input word from the switches, and the five on-board push-buttons. It generates the control signals for the barrel shifter using debounced toggle modules for DIR, ROT, and SHAMT[1:0], while SHAMT[3:2] is incremented through a debounced and edge-detected BTNC button. The shift result is calculated using the barrel\_shifter16 module and displayed on four 7-segment digits. The hex\_to\_7seg modules convert each nibble of the result into the appropriate 7-segment pattern, and the seg7\_scan8 module handles digit multiplexing. The LED output is used to show the current values of the shift amount, direction, and rotation mode for debugging. Overall, this top-level module ties everything together and ensures that user inputs are correctly processed and visually displayed during the lab dem

### **Testbenches**

### barrel shifter16 tb.v

```
module barrel_shifter16_tb;
   reg [15:0] data_in;
   reg [3:0] shamt;
           dir;
    reg
    reg
             rotate;
   wire [15:0] data out;
   barrel_shifter16 uut (
       .data_in(data_in),
       .shamt(shamt),
       .dir(dir),
       .rotate(rotate),
       .data out(data out)
   );
    task run_test(
       input [15:0] word,
       input [3:0] shift_amount,
       input dir_val,
       input rotate val
       begin
           data_in = word;
           shamt = shift_amount;
           dir = dir_val;
           rotate = rotate_val;
           $display("data in = %h | shamt = %0d | dir = %s | rotate = %s | data out = %h",
                     data_in, shamt,
                     dir ? "Right" : "Left",
                     rotate ? "Rotate" : "Logical",
                     data_out);
       end
   endtask
       $display("Starting barrel_shifter16_tb\n");
       // Logical Left
       run_test(16'h8001, 4'd1, 0, 0);
       run_test(16'hA5A5, 4'd4, 0, 0);
       run test(16'hFFFF, 4'd8, 0, 0);
       // Logical Right
       run_test(16'h8001, 4'd1, 1, 0);
       run_test(16'hA5A5, 4'd4, 1, 0);
       run_test(16'hFFFF, 4'd8, 1, 0);
       // Rotate Left
       run_test(16'h8001, 4'd1, 0, 1);
       run_test(16'hA5A5, 4'd4, 0, 1);
       // Rotate Right
       run_test(16'h8001, 4'd1, 1, 1);
       run test(16'hA5A5, 4'd4, 1, 1);
        $display("\nbarrel shifter16 tb completed.");
    end
```



Starting barrel\_shifter16\_tb

```
data_in = 8001 | shamt = 1 | dir = Left | rotate = Logical | data_out = 0002
data_in = a5a5 | shamt = 4 | dir = Left | rotate = Logical | data_out = 5a50
data_in = fffff | shamt = 8 | dir = Left | rotate = Logical | data_out = ff00
data_in = 8001 | shamt = 1 | dir = Right | rotate = Logical | data_out = 4000
data_in = a5a5 | shamt = 4 | dir = Right | rotate = Logical | data_out = 0a5a
data_in = fffff | shamt = 8 | dir = Right | rotate = Logical | data_out = 00ff
data_in = 8001 | shamt = 1 | dir = Left | rotate = Rotate | data_out = 0003
data_in = a5a5 | shamt = 4 | dir = Left | rotate = Rotate | data_out = 5a5a
data_in = 8001 | shamt = 1 | dir = Right | rotate = Rotate | data_out = c000
data_in = a5a5 | shamt = 4 | dir = Right | rotate = Rotate | data_out = 5a5a
```

### debounce toggle tb.v

```
`timescale lns / lps
module debounce toggle tb;
   reg clk lkHz = 0;
   reg btn raw = 0;
   wire btn_toggle;
    debounce toggle uut (
       .clk lkHz(clk lkHz),
       .btn_raw(btn_raw),
       .btn_toggle(btn_toggle)
    );
    always #500 clk_lkHz = ~clk_lkHz;
    // Display transitions
    initial begin
        $display("Testing debounce toggle");
       $monitor("time=%0t btn raw=%b btn toggle=%b", $time, btn_raw, btn_toggle);
       #1000;
       // First press with bouncing
       $display("\n-- First press with glitches --");
       btn raw = 1; #100;
       btn_raw = 0; #50;
       btn raw = 1; #30;
       btn_raw = 0; #20;
       btn_raw = 1; #10000;
       btn raw = 0; #1000;
       $display("\nEnd of debounce test. btn toggle should change only twice.");
       #1000;
       $finish;
    end
endmodule
```


											1,000.000 ns
Name	Value	0.000 ns	100.000 ns	200.000 ns	300.000 ns	400.000 ns	500.000 ns	600.000 ns	700.000 ns	800.000 ns	900.000 ns
¼ dk_1kHz	0										
↓ btn_raw	1										
¼ btn_toggle	0										

Testing debounce\_toggle time=0 btn\_raw=0 btn\_toggle=0

-- First press with glitches -- time=1000000 btn\_raw=1 btn\_toggle=0

## seg7\_scan8\_tb.v


```
`timescale lns / lps
module seg7 scan8 tb;
   reg clk_lkHz = 0;
   reg rst_n = 1;
   reg [6:0] seg0 = 7'b10000000; // 0
    reg [6:0] seg1 = 7'b1111001; // 1
   reg [6:0] seg2 = 7'b0100100; // 2
    reg [6:0] seg3 = 7'b0110000; // 3
    wire [6:0] seg;
   wire [7:0] an;
    seg7_scan8 uut(
       .clk_lkHz(clk_lkHz),
       .rst_n(rst_n),
       .seg0(seg0),
       .segl(segl),
       .seg2(seg2),
       .seg3(seg3),
       .seg(seg),
        .an(an)
    );
    always #500 clk_lkHz = ~clk_lkHz;
    initial begin
       $display("Testing seg7 scan8 4-digit scan cycle");
        $monitor("time=%0t an=%b seg=%b", $time, an, seg);
       rst_n = 0; #1000;
       rst_n = 1;
       #8000;
       $finish;
    end
endmodule
```



Testing seg7\_scan8 4-digit scan cycle time=0 an=111111110 seg=1000000

#### control decoder tb.v

```
`timescale lns / lps
module control_decoder_tb;
   reg [3:0] sw;
   wire [3:0] ctrl nibble;
   control_decoder uut (
       .sw(sw),
       .ctrl_nibble(ctrl_nibble)
   );
   initial begin
       $display("Starting control decoder tb");
       $monitor("SW = %b (%1X) -> ctrl_nibble = %b (%1X)", sw, sw, ctrl_nibble, ctrl_nibble);
       sw = 4'b0000; #20; // Expect 0
       sw = 4'b1001; #20; // Expect 9
       sw = 4'b1010; #20; // Expect A
       sw = 4'b1101; #20; // Expect D
       sw = 4'b1111; #20; // Expect F
   end
endmodule
 Starting control_decoder_tb
 SW = 0000 (0) -> ctrl_nibble = 0000 (0)
 SW = 1001 (9) -> ctrl_nibble = 1001 (9)
 SW = 1010 (a) -> ctrl_nibble = 1010 (a)
 SW = 1101 (d) -> ctrl nibble = 1101 (d)
 SW = 1111 (f) -> ctrl nibble = 1111 (f)
```



#### tb seq7 scan.v


```
timescale lns / lps
module seg7 scan tb;
   reg clk = 0, rst_n = 0;
   reg [3:0] digit0 = 4'd5, digit1 = 4'd1, digit2 = 4'd15;
   wire [6:0] seg;
   wire [7:0] an;
   seg7_scan uut (
       .clk(clk),
       .rst_n(rst_n),
       .digit0(digit0),
       .digitl(digitl),
       .digit2(digit2),
       .an(an),
       .seg(seg)
   );
   always #5 clk = ~clk;
   initial begin
       $display("Starting seg7_scan_tb");
       rst_n = 0; #20;
       rst_n = 1;
   end
   // Monitor output values during simulation
   initial begin
       $monitor("Time = %0t | AN = %b | SEG = %b | digit0 = %1X | digit1 = %1X | digit2 = %1X",
                $time, an, seg, digit0, digit1, digit2);
   end
endmodule
Starting seg7_scan_tb
Time = 0 | AN = 111111110 | SEG = 0010010 | digit0 = 5 | digit1 = 1 | digit2 = f
```

																						1,000.000
Name	Value	0.000 ns		100.000	ns	200.00	0 ns	l <sup>3</sup>	00.000 ns	400.0	00 ns	500.000	ns	600.0	00 ns	120	00.000 ns	ļ <sup>e</sup>	300.00	ns	19	00.000 ns
¼ cik	0		nnn		mm			ΠĪ		mi	Ш	mm						M	ППП	Ш		
14 rst_n	1							Т								Т						
∨ № digit0[3:0]	5											5										
<b>¼</b> [3]	0																					
<b>¼</b> [2]	1															Т						
¼ [1]	0																					
14 [0]	1																					
∨ W digit1[3:0]	1																					
<sup>1</sup> ₄ [3]	0																					
14 [2]	0									_												
14 [1]	0																					
14 [0]	1																					
✓ M digit2[3:0]	f											•										
14 [3]	1																					
<b>¼</b> [2]	1																					
14 [1]	1																					
14 [0]	1																				Ш,	
∨ № seg[6:0]	12										1	2										
14 [6]	0									-												
16 [5]	0							_								4					4	
lő [4]	1															_						
18 [3]	0									-												
18 [2]	0							4								4						
18 [1]	1							_								-						
18 [0]	0							_								4					_	
∨ to an[7:0]	fe										f											
14 [7]																1					П,	
14 [6]																4					П,	
18 [5] 18 [4]																4						
16 [4] 16 [3]	1															4					۲,	
6 [3] 16 [2]	1															4						
16 [2] 16 [1]	1															4						
18 [1] 18 [0]	0																					
10 [U]																						


#### top lab6 tb.v

```
timescale lns / lps
module top_lab6_tb;
    reg CLK = 0;
    reg BTN0 = 0;
    reg [8:0] SW = 9'b000000000;
    wire [6:0] SEG;
    wire [7:0] AN;
    wire [7:0] LED;
    top_lab6 uut (
        .CLK(CLK),
        .SW(SW),
        .BTN0 (BTN0),
        .SEG(SEG),
        .AN(AN),
        .LED(LED)
   );
    always #5 CLK = ~CLK;
    initial begin
        $display("Starting top lab6 tb");
        $monitor("Time = %0t | LED = %b | SEG = %b | AN = %b", $time, LED, SEG, AN);
        // Initial reset
        BTN0 = 0; #20;
        BTN0 = 1;
        SW[4:0] = 5'd16;
        // Set ALU to ADD mode
        SW[6:5] = 2'b00;
        // Count up on both counters
        SW[7] = 1; // units
        SW[8] = 1; // tens
        // Simulate longer to see counting
        #50000;
    end
endmodule
```


```
Starting top_lab6_tb
Time = 0 | LED = xxxxxxxx | SEG = 1000000 | AN = 11111111
Time = 20000 | LED = 00000000 | SEG = 1000000 | AN = 11111110
```




## **Hardware Results**




Default output



Increment shamt by 1 which shifts left




dir = 1 so it bit shift direction changes to right



dir = 1 and rot = 1 so it wraps instead of inserting 0s when shifting leading us eventually to original output


## **Block Diagram**



Provided by the professor, this is the diagram that represents the top module.

## **Screenshots**

## <u>Schematic</u>



## LUT & FF

LUT	FF
121	57

## **Timing Summary**

Design Timing Summary

etup		Hold		Pulse Width						
Worst Negative Slack (WNS):	6.488 ns	Worst Hold Slack (WHS):	0.263 ns	Worst Pulse Width Slack (WPWS):	4.500 ns					
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns					
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0					
Total Number of Endpoints:	33	Total Number of Endpoints:	33	Total Number of Endpoints:	18					

## **Power Summary**

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.


Total On-Chip Power: 0.138 W

Design Power Budget: Not Specified

Process: typical

Power Budget Margin: N/A

Junction Temperature: 25.6°C



### **Conclusion**

This lab gave us hands-on experience building and testing a fully functional 16-bit barrel shifter system on the Nexys A7 FPGA board. We successfully implemented logical and rotational shift operations in both directions, controlled entirely through debounced push-buttons. By combining modular Verilog design with clock division and display multiplexing, we were able to show shifting behavior on a 4-digit 7-segment display. We reinforced key concepts like MUX-based shifting, edge detection, button debouncing, and display scanning.

### **Contributions**

Faris (50%) - Some source code, helped with lab report, demo

Nicholas (50%) - Some of the source code, testbench and simulations helped with report