

# College of Engineering

California Polytechnic State University, Pomona

**ECE3300L** 

Experiment #2

GROUP K Hoang, Dalton - 016062800 Siu, Andy - 016205137

June 23rd, 2025


**Introduction:** The purpose of this lab is to design and implement a 4-to-16 line decoder with an enable signal using Verilog HDL on the Digilent Nexys A7-100T FPGA development board. When the enable input is active, the decoder asserts one of the sixteen outputs corresponding to the 4-bit binary input. When the enable input is disabled, all outputs remain low.

## **Design (Initializing Gates):**

```
23 module decoder4x16_gate(
          24
25
            output [15:0] led // led[15:0] as Y
26
27
28
        assign led[0] = sw4 & \simsw[3] & \simsw[2] & \simsw[1] & \simsw[0];
assign led[1] = sw4 & \simsw[3] & \simsw[2] & \simsw[1] & sw[0];
29
30 :
          assign led[2] = sw4 & \simsw[3] & \simsw[2] & sw[1] & \simsw[0];
31
          assign led[3] = sw4 & ~sw[3] & ~sw[2] & sw[1] & sw[0];
assign led[4] = sw4 & ~sw[3] & sw[2] & ~sw[1] & ~sw[0];
32
33
          assign led[5] = sw4 & \simsw[3] & sw[2] & \simsw[1] & sw[0];
         assign led[6] = sw4 & \simsw[3] & sw[2] & sw[1] & \simsw[0];
assign led[7] = sw4 & \simsw[3] & sw[2] & sw[1] & sw[0];
assign led[8] = sw4 & sw[3] & \simsw[2] & \simsw[1] & \simsw[0];
35 i
36
37
        assign led[0] = sw4 & sw[3] & ~sw[2] & ~sw[1] & ~sw[0];
assign led[10] = sw4 & sw[3] & ~sw[2] & ~sw[1] & sw[0];
assign led[10] = sw4 & sw[3] & ~sw[2] & sw[1] & ~sw[0];
39 !
        assign led[11] = sw4 & sw[3] & ~sw[2] & sw[1] & sw[0];
assign led[12] = sw4 & sw[3] & sw[2] & ~sw[1] & ~sw[0];
assign led[13] = sw4 & sw[3] & sw[2] & ~sw[1] & sw[0];
assign led[14] = sw4 & sw[3] & sw[2] & sw[1] & ~sw[0];
40
41
42 !
43 ¦
44
           assign led[15] = sw4 \& sw[3] \& sw[2] \& sw[1] \& sw[0];
45
46 🖹 endmodule
```


## **Design (Encoder Behavior):**

#### **Simulation:**



```
Yes #3
  Yes #4
  Yes #5
  Yes #6
  Yes #7
  Yes #8
  Yes #9
  Yes #10
  Yes #11
  Yes #12
  Yes #13
  Yes #14
 Yes #15
  $finish called at time: 180 ns: File "C:/Users/siuan/ECE 3300/Lab 2/Lab 2.srcs/sim 1/new/tb decoder4x16.v" Line 154
 INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_decoder4x16_behav' loaded.
☐ INFO: [USF-XSim-97] XSim simulation ran for 1000ns
```

### **Implementation:**



Video Link: <a href="https://youtube.com/shorts/Re0NGSusW10">https://youtube.com/shorts/Re0NGSusW10</a> (51 seconds)

#### **Contributions:**

Andy Siu: 50%

Dalton Hoang: 50%