# Lab 5 BCD Up/Down Counter on 7-Segment Display



Course: ECE 3300

Date: 7/20/2025

Authors: Mariam, Anish C

#### Introduction

In this lab, we designed and implemented a two-digit binary-coded Decimal up/down counter on a Nexys A7 FPGA board using verilog HDL . The counter's output was displayed on a 7-segment display using time-multiblexing. User interaction was enabled through pushbuttons to control the counting direction and reset, and through switches to control the clock speed. This lab integrates several digital design principles such as modular coding, clock division, cascading counters, and multiplexed display control.

## **Objective**

- Design a two-digit up/down BCD counter using verilog HDL.
- Implement a 32-bit free-running counter and a 32-to-1 multiplexer to divide the clock.
- Control counter direction using BTN1 and reset using BTN0.
- Display the counter output on a dual-digit 7-segment display using scan multiplexing.
- Simulate, synthesize and program the design onto a Nexys A7 FPGA board.
- Test all hardware functionality including speed selection, up/down count, and reset behavior.

## Parts/ Applications

- Nexys A7 FPGA
- Vivado Design suit
- Verilog HDL
- Slide Switches
- LEDS
- 7-segments

#### **Theory**

The counter operates using a divided clock signal derived from a 100MHz board clock. The clock is divided using a 32-bit free running counter and a 32-to-1 multiplexer, with speed selection controlled via five slide switches(sw[4:0]). The core of the design consists of two cascaded BCD counter:

- Units digit counter: increment or decrements based on the direction signal(BTN1) and rolls over from 9 to 0 or underflows from 0 to 9
- **Tens digit counter:** Triggered by overflow or underflow from the unit's digit counter. Both counters share the reset(BTN0) and direction (BTN1) signal.

The 7-segment display is driven by a seg7\_scan module that time-multiplexes the two digits using control signal AN[1:0]. The segments SEG[6:0] display the appropriate digit values in BCD. Additionally,LED indicators show the current BCD value for both digits and reflect the switch settings for debugging.

The entire system was simulated using Testbenches for each module and verified using behavioral and timing simulations before being synthesized and programmed on the hardware.

#### Design Overview: Code

#### Clock divider.v

This Clock\_divide module creates a 32-bit free-running counter by incrementing a register on every positive clock edge. It serves as a basis for generating slower clock signals by dividing the 100 MHz onboard clock.

```
module clock_divider(
input clk,
    input rst,
    output reg [31:0] count
);
    always @(posedge clk or posedge rst) begin
        if (rst)
            count <= 0;
    else
            count <= count + 1;
    end
endmodule</pre>
```

#### Mux32x1.v

The mux32x1 module implements a 32-to-1 multiplexer. It selects one of the 32 bits from the count signal based on the 5-bit sel input from the switches. The selected bit becomes the divided clock output. This effectively allows the user to control the clock speed dynamically, enabling fast or slow counting.

sw[4:0]	Selected bit	Approx frequency	Behavior
00000	count[0]	50 MHz	Too fast to Observed
00010	count[2]	12.5 MHz	Very fast
01000	count[19]	~95Hz	Human observable
10000	count[24]	~3Hz	Very slow
11111	count[29]	~0.095 Hz	Extremely slow

```
module mux32x1(
  input [31:0] count,
    input [4:0] sel,
    output clk_out
);
  assign clk_out = count[sel];
endmodule
```

#### Bcd up down counter.v

The bcd\_up\_down\_counter module combines two bcd\_counter instances to form a two-digit counter units and tens, the units counter increments or decrements based on the dir signal. When it overflows or underflows, it triggers the tens counter. This setup mimics how decimal counting works and enables full-range BCD counting from 00 to 99 and vice versa.

```
module bcd up down counter (
    input clk,
    input rst n,
    input dir,
    output [3:0] units,
    output [3:0] tens
);
    wire en = 1'bl;
    wire en tens;
    // The first Digit
    bcd counter UNIT (
        .clk(clk),
        .rst(rst n),
        .en in(en),
        .upd(dir),
        .op(units),
        .en_out(en_tens)
    );
    // Second Digit
    bcd counter TENS (
        .clk(clk),
        .rst(rst n),
        .en in(en tens),
        .upd(dir),
        .op(tens),
        .en out() // unused
    );
endmodule
```

```
module bcd counter(
input clk,
   input rst,
   input en in,
   input upd,
   output reg [3:0] op, // 4 Bit Output
   output reg en_out
);
    always @(posedge clk or posedge rst)
        // When reset is pressed everything is 0
if (rst)
            begin
               op <= 0;
               en_out <= 0;
            end
        // 2222
        else
           if (en_in)
                begin
                    en out <= 0;
                    if (upd)
                       begin
                            if (op == 9)
                                begin
                                    op <= 0;
                                    en out <= 1;
                                end
                            else
                                begin
                                   op <= op + 1;
                                end
                        end
                    // 22222
                    else
                        begin
                            if (op == 0)
                                begin
                                    op <= 9;
                                    en_out <= 1;
                                end
                            else
                                   op <= op - 1;
                                end
                        end
                end
        end
endmodule
```

#### Seg7 scan.v

The seg7\_scan module handles the 7-segment display using time-multiplexing. It alternates between displaying the units and tens digits at a high frequency using a refresh clock, marking it as if both digits are always lit. It also includes a lookup function (decode\_7seg) that converts 4-bit BCD values into 7 segments encoding patterns.

```
module seg7_scan(
input clk,
   input [3:0] digit0,
   input [3:0] digitl,
   output reg [6:0] seg, // Change to CNODE
   output reg [7:0] an // CHANGE TO AN
);
   reg [19:0] refresh counter = 0;
    reg refresh clk = 0;
    reg toggle = 0;
    initial begin
      seg = 7'b1111111;
       an = 8'blllllllll;
    end
    always @(posedge clk) begin
       refresh counter <= refresh counter + 1;
        refresh clk <= refresh counter[19];
    end
    always @(posedge refresh_clk) begin
        toggle <= ~toggle;
       if (toggle) begin
            an <= 8'b111111110; // AN[0]
            seg <= decode_7seg(digit0);
        end else begin
           an <= 8'b111111101; // AN[1]
            seg <= decode 7seg(digitl);
        end
    end
    function [6:0] decode_7seg;
       input [3:0] digit;
       case (digit)
            4'd0: decode_7seg = 7'b10000000;
            4'dl: decode_7seg = 7'b1111001;
            4'd2: decode_7seg = 7'b0100100;
            4'd3: decode 7seg = 7'b0110000;
            4'd4: decode 7seg = 7'b0011001;
            4'd5: decode_7seg = 7'b0010010;
            4'd6: decode_7seg = 7'b00000010;
            4'd7: decode 7seg = 7'b1111000;
            4'd8: decode 7seg = 7'b00000000;
            4'd9: decode_7seg = 7'b0010000;
            default: decode_7seg = 7'bllllllll;
        endcase
    endfunction
endmodule
```

## Top lab5.v


The top\_lab5 module is the top level design that integrates all submodules. It connects input controls and output to build the complete system. It demonstrates modular design principles by combining the clock divider, multiplexer, counter, and display log into a unified and functional FPGA project.

```
module top_lab5(
   input clk,
   input [4:0] sw,
   input btn0, // This is the reset
   input btnl,
   output [6:0] seg,
   output [7:0] an,
   output [12:0] led
);
   wire [31:0] count;
   wire clk_div;
    wire [3:0] units, tens;
   assign led[4:0] = sw;
   assign led[8:5] = units;
assign led[12:9] = tens;
    clock_divider CD (
        .clk(clk),
        .rst(btn0),
        .count (count)
    mux32x1 MUX (
       .count (count),
        .sel(sw),
        .clk_out(clk_div)
    );
    bcd_up_down_counter COUNTER (
        .clk(clk_div),
        .rst_n(btn0),
        .dir(btnl),
        .units(units),
        .tens(tens)
    );
    seg7 scan DISPLAY (
        .clk(clk),
        .digit0(units),
        .digitl(tens),
        .seg(seg),
        .an(an)
   );
endmodule
```


# TestBench: (Code)

```
module top_lab5_tb();
   reg clk_tb, rst_tb;
   reg [4:0] SW tb;
   reg up_counter_tb;
   wire [1:0] AN_tb;
   wire [6:0] SEG_tb;
   wire [12:0] LED_tb;
    top_lab5 DUT(
        .clk(clk_tb),
        .sw(SW_tb),
        .btn0(rst_tb),
        .btnl(up_counter_tb),
        .seg(SEG_tb),
        .an(AN_tb),
        .led(LED_tb)
   );
    always
       begin: clock_gen
           #5 clk_tb = ~clk_tb;
       end
initial
       begin
           clk_tb = 0;
           SW_tb = 5'b01010;
            rst_tb = 1;
            up_counter_tb = 0;
            // Run with Reset high for some time
            #1000;
            rst_tb = 0;
            up_counter_tb = 1;
            #10000;
            $stop;
        end
```

# **Simulation: (Graphs)**



Reset Switches From High to Low and Up Counter is High




We can see the digits switches every 10ms since the switch is ar 4'b01010.

#### Nexys-A7-100T-Master.xdc


```
create clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get ports {clk}];
##Switches
## T.EDs
set_property -dict { PACKAGE_PIN V15 | IOSTANDARD LVCMOS33 } [get_ports { led[12] }]; #IO_L16P_T2_CSI_B_14 | Sch=led[12]
##7 segment display
set property -dict { PACKAGE PIN P15 | IOSTANDARD LVCMOS33 } [get ports { seg[4] }]; #IO L13P T2 MRCC 14 Sch=ce set property -dict { PACKAGE PIN T11 | IOSTANDARD LVCMOS33 } [get ports { seg[5] }]; #IO L19P T3 A10 D26 14 Sch=cf
set property -dict { PACKAGE PIN J17 IOSTANDARD LVCMOS33 } [get ports { an[0] }]; #IO L23P T3 FOE B 15 Sch=an[0]
IOSTANDARD LVCMOS33 } [get_ports { an[2] }]; #IO L24P T3 A01 D17 14 Sch=an[2]
##Buttons
set property -dict { PACKAGE_PIN M18 IOSTANDARD LVCMOS33 } [get ports { btnl }]; #IO L4N TO D05 14 Sch=btnu
```

## **Implementation summary:**

## **Utilization Report:**




Resource	Utilization	Available	Utilization %
LUT	27	63400	0.04
FF	72	126800	0.06
10	36	210	17.14



In my design, the overall FPGA resource utilization was extremely low, indicating efficient implementation. The logic required only 27 look-up tables (LUTs) and 72 flip-flops (FFs), which is just 0.04% and 0.06% of the available resources, respectively. This confirms that the counter logic, clock divider, and display control modules were lightweight and well-optimized. However, the IO utilization was higher at 17.14%, with 36 out of 210 available pins used. This is expected, as the design interfaces with multiple external components including switches, buttons, LEDs, and a dual-digit 7-segment display. Overall, my design fits well within the capacity of the Nexys A7 FPGA and leaves ample room for future expansion or feature upgrades.

# **Implementation Schematic (Synthesis):**



#### Conclusion

This lab reinforced key concepts in digital design, including modular verilog programming, clock management, cascading counters, and hardware multiplexing. By successfully implementing a BCD up/down counter with user control and dynamic display, we gained valuable experience in interfacing input/output devices with an FPGA. The completed design demonstrates a scalable and interactive approach to counter-based digital systems, forming a strong foundation for more advanced sequential circuit designs.

#### **Contributions:**

Mariam: Top.v Code, Synthesis, Lab Report, XDC File

Anish: Testbench, Verification, Lab Report, Vivado Utilization

Youtube Link