# Julio Flores, Victor Perez

Group I

Session E02

Lab 1

Switch ↔ LED Interface

Wednesday

JUNE 18, 2025

ECE 3300L

Summer 2025

## Objective:

The objective of this lab is to design and implement a simple Verilog module that uses 16 input switches to drive 16 output LEDs on a FPGA. We implement HDL I/O mapping, apply constraints using XDC files, synthesize the design, and program the FPGA to verify the hardware.

Verilog Code:

```
module led(
    input wire [15:0] sw,
    output wire [15:0] led
);
assign led = sw;
endmodule
```

#### **Switches**

```
1  # Switches
 2 | set_property PACKAGE PIN J15 [get_ports {sw[0]}]
 3 | set property IOSTANDARD LVCMOS33 [get ports {sw[0]}]
   set_property PACKAGE_PIN L16 [get_ports {sw[1]}]
 5
    set property IOSTANDARD LVCMOS33 [get ports {sw[1]}]
 6
 7
 8 set property PACKAGE PIN M13 [get ports {sw[2]}]
 9 set_property IOSTANDARD LVCMOS33 [get_ports {sw[2]}]
10
11 | set property PACKAGE PIN R15 [get ports {sw[3]}]
12 set_property IOSTANDARD LVCMOS33 [get_ports {sw[3]}]
13
14 | set_property PACKAGE_PIN R17 [get_ports {sw[4]}]
   set property IOSTANDARD LVCMOS33 [get_ports {sw[4]}]
15
16
17 | set property PACKAGE PIN T18 [get ports {sw[5]}]
18 | set_property IOSTANDARD LVCMOS33 [get_ports {sw[5]}]
19
20 | set property PACKAGE PIN U18 [get ports {sw[6]}]
21 | set_property IOSTANDARD LVCMOS33 [get_ports {sw[6]}]
22
23 set_property PACKAGE_PIN R13 [get_ports {sw[7]}]
   set property IOSTANDARD LVCMOS33 [get_ports {sw[7]}]
2.4
25
26 set property PACKAGE PIN T8 [get ports {sw[8]}]
27 set_property IOSTANDARD LVCMOS33 [get_ports {sw[8]}]
28
29 | set property PACKAGE PIN U8 [get ports {sw[9]}]
30 | set_property IOSTANDARD LVCMOS33 [get_ports {sw[9]}]
31
32 | set_property PACKAGE_PIN R16 [get_ports {sw[10]}]
   set property IOSTANDARD LVCMOS33 [get_ports {sw[10]}]
33
34
35 | set property PACKAGE PIN T13 [get ports {sw[11]}]
36 | set_property IOSTANDARD LVCMOS33 [get_ports {sw[11]}]
37
38 set_property PACKAGE PIN H6 [get_ports {sw[12]}]
39 | set_property IOSTANDARD LVCMOS33 [get_ports {sw[12]}]
40
41 set_property PACKAGE_PIN U12 [get_ports {sw[13]}]
   set property IOSTANDARD LVCMOS33 [get_ports {sw[13]}]
42
43
44 set property PACKAGE PIN Ull [get ports {sw[14]}]
45 set_property IOSTANDARD LVCMOS33 [get_ports {sw[14]}]
46
47 | set_property PACKAGE_PIN V10 [get_ports {sw[15]}]
48 | set_property IOSTANDARD LVCMOS33 [get_ports {sw[15]}]
```


#### **LED**

```
50 ! ## LEDS
51 | set_property PACKAGE PIN H17 [get_ports {led[0]}]
52 | set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}]
53
54 | set_property PACKAGE PIN K15 [get_ports {led[1]}]
55 | set_property IOSTANDARD LVCMOS33 [get_ports {led[1]}]
56
57 | set property PACKAGE PIN J13 [get ports {led[2]}]
58 | set property IOSTANDARD LVCMOS33 [get ports {led[2]}]
59
60 | set_property PACKAGE PIN N14 [get_ports {led[3]}]
61 | set_property IOSTANDARD LVCMOS33 [get_ports {led[3]}]
62
63 | set_property PACKAGE PIN R18 [get_ports {led[4]}]
64 ! set property IOSTANDARD LVCMOS33 [get ports {led[4]}]
65
66 set property PACKAGE PIN V17 [get ports {led[5]}]
67 set_property IOSTANDARD LVCMOS33 [get_ports {led[5]}]
68
69 | set_property PACKAGE PIN U17 [get_ports {led[6]}]
70 | set_property IOSTANDARD LVCMOS33 [get_ports {led[6]}]
71
72 | set_property PACKAGE_PIN U16 [get_ports {led[7]}]
73
   set_property IOSTANDARD LVCMOS33 [get_ports {led[7]}]
74
75 | set_property PACKAGE_PIN V16 [get_ports {led[8]}]
76 | set_property IOSTANDARD LVCMOS33 [get_ports {led[8]}]
77
78 set_property PACKAGE PIN T15 [get_ports {led[9]}]
79 | set property IOSTANDARD LVCMOS33 [get_ports {led[9]}]
80
81 | set_property PACKAGE PIN U14 [get_ports {led[10]}]
82 | set_property IOSTANDARD LVCMOS33 [get_ports {led[10]}]
83
84 | set property PACKAGE PIN T16 [get ports {led[11]}]
85 set property IOSTANDARD LVCMOS33 [get ports {led[11]}]
86
87 | set_property PACKAGE PIN V15 [get_ports {led[12]}]
88 | set_property IOSTANDARD LVCMOS33 [get_ports {led[12]}]
89
90 | set property PACKAGE PIN V14 [get ports {led[13]}]
91 | set_property IOSTANDARD LVCMOS33 [get_ports {led[13]}]
92
93 | set_property PACKAGE_PIN V12 [get_ports {led[14]}]
94
   set property IOSTANDARD LVCMOS33 [get ports {led[14]}]
95
96 set_property PACKAGE_PIN V11 [get_ports {led[15]}]
97 | set_property IOSTANDARD LVCMOS33 [get_ports {led[15]}]
```

## Synthesis:

+		+-		+-		+	+		+-		-+
I	Site Type	I	Used	I		Prohibited					Ī
+		+-		+-		+	+		+-		+
	Slice LUTs*		0		0	0		63400		0.00	
	LUT as Logic		0	ĺ	0	0	I	63400	Ī	0.00	1
-	LUT as Memory		0	ĺ	0	0	I	19000	Ī	0.00	1
	Slice Registers		0	ĺ	0	0	I	126800		0.00	1
-	Register as Flip Flop	[	0	Ī	0	0	I	126800	Ī	0.00	1
I	Register as Latch	[	0	I	0	0	I	126800	I	0.00	I
-	F7 Muxes	[	0	ĺ	0	0	Ī	31700	Ī	0.00	1
I	F8 Muxes		0	Ī	0	0	I	15850	Ī	0.00	1
+		+-		+-		+	+		+-		-+

### Schematic:



Reflection:

In this lab, we successfully used Verilog and Vivado to program an FPGA board, connecting

switches to corresponding LEDs. The project involved setting up correct pin mappings in the

constraints file and generating the bitstream. We tested the physical board and seeing the LED

light up with the correct switches confirms our understanding of the design and code. This

helped us understand how to map I/O and use constraints that will be applicable in future labs

and projects.

Demo/Youtube Link:

https://youtu.be/h-p5HtsGOsI