# Lab 8: RGB LED PWM Controller

(Nexys A7)

Priyanka Ravinder and Raj Gokidi

08/14/2025

#### **Introduction:**

The purpose of this lab is to design and implement a hardware-controlled RGB LED controller on the Nexys A7 FPGA board. The pulse width modulation was used to control the brightness of the RGB LED, which allows for the larger range of brightness. This lab also utilizes several verilog modules, including a clock divider to generate clock frequencies, the debounce module for the circuit to smooth out noise, and the PWM core to generate the PWM signals. The final circuit is required to use all of these components, then provide a range of functionality for the RGB LED controller.

# **Waveforms:**

#### pwm\_core\_tb:



## **Block Diagram:**

## **Code:**

```
clock_divider_fixed.v

`timescale 1ns / 1ps

module clock_divider_fixed #(

parameter integer INPUT_HZ = 100_000_000,

parameter integer TICK1_HZ = 1_000,

parameter integer PWM_HZ = 20_000

)(

input wire clk_in,

input wire rst n,
```

```
output reg clk_1k,
  output reg clk pwm
);
  localparam integer DIV1H = (INPUT HZ/TICK1 HZ)/2;
  localparam integer DIVPMH = (INPUT HZ/PWM HZ)/2;
  reg [$clog2(DIV1H):0] c1;
  reg [$clog2(DIVPMH):0] c2;
  always @(posedge clk in or negedge rst n) begin
    if (!rst_n) begin
      c1 \le 0; clk 1k \le 0;
      c2 \le 0; clk pwm \le 0;
    end else begin
      if (c1 == DIV1H-1) begin c1 \le 0; clk 1k \le \sim clk 1k; end else c1 \le c1 + 1;
      if (c2 == DIVPMH-1) begin c2 \le 0; clk_pwm \le -clk_pwm; end else c2 \le c2 + 1;
    end
  end
endmodule
debounce onepulse.v
`timescale 1ns / 1ps
module debounce_onepulse #(
 parameter integer STABLE TICKS = 20
)(
```

```
input wire clk,
  input wire rst n,
  input wire din,
  output reg pulse
);
  reg d0, d1;
  reg stable, stable q;
  reg [$clog2(STABLE TICKS+1)-1:0] cnt;
  always @(posedge clk or negedge rst n) begin
     if (!rst_n) begin d0 \le 0; d1 \le 0; end
     else begin d0 \le din; d1 \le d0; end
  end
  always @(posedge clk or negedge rst n) begin
     if (!rst n) begin cnt \leq 0; stable \leq 0; end
     else if (d1 != stable) begin
       if (cnt == STABLE TICKS) begin stable <= d1; cnt <= 0; end
       else cnt \leq cnt + 1;
     end else cnt \leq 0;
  end
  always @(posedge clk or negedge rst_n) begin
     if (!rst_n) begin stable_q <= 0; pulse <= 0; end
     else begin pulse \leq (~stable q) & stable; stable q \leq stable; end
  end
```

```
endmodule
load fsm.v
`timescale 1ns / 1ps
module load fsm(
  input wire
                 clk,
  input wire
                 rst_n,
  input wire
                 load pulse,
  output reg [1:0] slot,
  output wire [3:0] slot onehot,
                 wr_res, wr_r, wr_g, wr_b
  output reg
);
  assign slot onehot = 4'b0001 << slot;
  always @(posedge clk or negedge rst n) begin
    if (!rst n) slot \leq 2'd0; else if (load pulse) slot \leq slot + 2'd1;
  end
  always @* begin
    wr_res = 0; wr_r = 0; wr_g = 0; wr_b = 0;
     case (slot)
       2'd0: wr_res = load_pulse;
       2'd1: wr_r = load_pulse;
       2'd2: wr_g = load_pulse;
       2'd3: wr_b = load_pulse;
```

```
endcase
  end
endmodule
pwm_core.v
`timescale 1ns / 1ps
module pwm_core(
  input wire
                 clk,
  input wire
                 rst n,
  input wire [7:0] period,
  input wire [7:0] duty_r, duty_g, duty_b,
  output reg
                 pwm_r, pwm_g, pwm_b
);
  wire [8:0] eff period = \{1'b0, period\} + 9'd1;
  function [8:0] clamp9(input [7:0] d);
    begin
       clamp9 = (\{1'b0,d\} \ge eff\_period) ? (eff\_period - 9'd1) : \{1'b0,d\};
     end
  endfunction
  reg [8:0] cnt;
  always @(posedge clk or negedge rst_n) begin
    if (!rst_n) cnt <= 0;
```

```
else if (cnt == eff_period - 1) cnt <= 0;
    else cnt \leq cnt + 1;
  end
  always @(posedge clk or negedge rst_n) begin
    if (!rst_n) {pwm_r, pwm_g, pwm_b} <= 0;
    else begin
       pwm_r <= (cnt < clamp9(duty_r));</pre>
       pwm_g <= (cnt < clamp9(duty_g));</pre>
       pwm_b <= (cnt < clamp9(duty_b));</pre>
     end
  end
endmodule
rgb_led_driver.v
`timescale 1ns / 1ps
module rgb_led_driver #(
  parameter ACTIVE LOW = 1
)(
  input wire pwm_r, pwm_g, pwm_b,
  output wire led_r, led_g, led_b
);
  generate
    if (ACTIVE_LOW) begin
```

```
assign led_r = \simpwm_r;
       assign led_g = \simpwm_g;
       assign led_b = \simpwm_b;
    end else begin
       assign led_r = pwm_r;
       assign led_g = pwm_g;
       assign led_b = pwm_b;
    end
  endgenerate
endmodule
top lab8.v
`timescale 1ns / 1ps
module top_lab8(
  input wire
                 clk100mhz,
  input wire
                 btnc,
  input wire
                 btnr,
  input wire [7:0] sw,
  output wire [3:0] led,
  output wire
                  rgb_r, rgb_g, rgb_b
);
  wire rst_n = \simbtnc;
```

```
wire clk 1k, clk pwm;
clock divider fixed u div(
  .clk in(clk100mhz), .rst n(rst n), .clk 1k(clk 1k), .clk pwm(clk pwm)
);
wire load pulse;
debounce onepulse #(.STABLE TICKS(20)) u db(
  .clk(clk 1k), .rst n(rst n), .din(btnr), .pulse(load pulse)
);
wire [1:0] slot;
wire [3:0] slot oh;
wire wr res, wr r, wr g, wr b;
load_fsm u_fsm(
  .clk(clk_1k), .rst_n(rst_n), .load_pulse(load_pulse),
  .slot(slot), .slot_onehot(slot_oh),
  .wr res(wr res), .wr r(wr r), .wr g(wr g), .wr b(wr b)
);
assign led = slot oh;
reg [7:0] reg_res, reg_r, reg_g, reg_b;
always @(posedge clk 1k or negedge rst n) begin
  if (!rst n) begin
```

```
reg_res \le 8'd63;
    reg_r \le 8'd0;
    reg_g \ll 8'd0;
    reg_b \ll 8'd0;
  end else begin
    if (wr_res) reg_res <= sw;
    if(wr_r) reg_r \le sw;
    if (wr_g) reg_g \leq sw;
    if (wr_b) reg_b <= sw;
  end
end
reg [7:0] res_q1,res_q2,r_q1,r_q2,g_q1,g_q2,b_q1,b_q2;
always @(posedge clk_pwm or negedge rst_n) begin
  if (!rst_n) begin
    res_q1<=0; res_q2<=0;
    r_q1 \le 0; r_q2 \le 0;
    g_q1 \le 0; g_q2 \le 0;
    b_q1<=0; b_q2<=0;
  end else begin
    res_q1<=reg_res; res_q2<=res_q1;
    r_q1 \le reg_r; r_q2 \le r_q1;
    g_q1 \le reg_g; g_q2 \le g_q1;
    b_q1 \le reg_b; b_q2 \le b_q1;
```

```
end
  end
  wire pwm_r, pwm_g, pwm_b;
  pwm_core u_pwm(
    .clk(clk_pwm), .rst_n(rst_n),
    .period(res\_q2), .duty\_r(r\_q2), .duty\_g(g\_q2), .duty\_b(b\_q2), \\
    .pwm_r(pwm_r), .pwm_g(pwm_g), .pwm_b(pwm_b)
  );
  rgb_led_driver #(.ACTIVE_LOW(1)) u_led(
    .pwm_r(pwm_r), .pwm_g(pwm_g), .pwm_b(pwm_b),
    .led_r(rgb_r), .led_g(rgb_g), .led_b(rgb_b)
  );
endmodule
pwm_coretb.v
`timescale 1ns / 1ps
module pwm_core_tb;
reg clk = 0, rst_n = 0;
```

always #10 clk =  $\sim$ clk;

reg [7:0] period = 8'd7;

wire pr, pg, pb;

reg [7:0] dr = 8'd2, dg = 8'd4, db = 8'd6;

```
pwm_core dut(.clk(clk), .rst_n(rst_n), .period(period),
.duty r(dr), .duty g(dg), .duty b(db),
.pwm\_r(pr), .pwm\_g(pg), .pwm\_b(pb));
integer i, hr, hg, hb;
initial begin
#100 \text{ rst } n = 1;
hr = 0; hg = 0; hb = 0;
for (i = 0; i < 8; i = i + 1) begin
@(posedge clk);
hr = hr + pr; hg = hg + pg; hb = hb + pb;
end
display("R=\%0d/8 G=\%0d/8 B=\%0d/8 (expected: ~2,4,6)", hr, hg, hb);
$finish;
end
endmodule
nexysa7.xdc
# Clock signal
clk100mhz }]; #IO L12P T1 MRCC 35 Sch=clk100mhz
create clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {clk100mhz}];
##Switches
set property -dict { PACKAGE PIN J15 | IOSTANDARD LVCMOS33 } [get ports { sw[0] }];
#IO L24N T3 RS0 15 Sch=sw[0]
```

```
set property -dict { PACKAGE PIN L16 IOSTANDARD LVCMOS33 } [get ports { sw[1] }];
#IO L3N T0 DQS EMCCLK 14 Sch=sw[1]
set property -dict { PACKAGE PIN M13 IOSTANDARD LVCMOS33 } [get ports { sw[2]
}]; #IO L6N T0 D08 VREF 14 Sch=sw[2]
set property -dict { PACKAGE PIN R15 | IOSTANDARD LVCMOS33 } [get ports { sw[3] }];
#IO L13N T2 MRCC 14 Sch=sw[3]
set property -dict { PACKAGE PIN R17 IOSTANDARD LVCMOS33 } [get ports { sw[4] }];
#IO L12N T1 MRCC 14 Sch=sw[4]
set property -dict { PACKAGE PIN T18 IOSTANDARD LVCMOS33 } [get ports { sw[5] }];
#IO_L7N_T1_D10_14 Sch=sw[5]
set_property -dict { PACKAGE_PIN U18 IOSTANDARD LVCMOS33 } [get_ports { sw[6] }];
#IO L17N T2 A13 D29 14 Sch=sw[6]
set property -dict { PACKAGE PIN R13 | IOSTANDARD LVCMOS33 } [get ports { sw[7] }];
#IO L5N T0 D07 14 Sch=sw[7]
## leds
set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports { led[0]
}]; #IO L18P T2 A24 15 Sch=led[0]
set property -dict { PACKAGE PIN K15 | IOSTANDARD LVCMOS33 } [get ports { led[1]
}]; #IO L24P T3 RS1 15 Sch=led[1]
set_property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [get ports { led[2] }];
#IO_L17N_T2_A25_15 Sch=led[2]
set property -dict { PACKAGE PIN N14 IOSTANDARD LVCMOS33 } [get ports { led[3]
}]; #IO L8P T1 D11 14 Sch=led[3]
```

```
set property -dict { PACKAGE PIN N15 IOSTANDARD LVCMOS33 } [get ports { rgb r }];
#IO L11P T1 SRCC 14 Sch=led16 r
set property -dict { PACKAGE PIN M16 IOSTANDARD LVCMOS33 } [get ports { rgb g
}]; #IO L10P T1 D14 14 Sch=led16 g
set property -dict { PACKAGE PIN R12 IOSTANDARD LVCMOS33 } [get ports { rgb b }];
#IO L5P T0 D06 14 Sch=led16 b
##Buttons
#set property -dict { PACKAGE PIN C12 IOSTANDARD LVCMOS33 } [get ports { rst n
}]; #IO L3P T0 DQS AD1P 15 Sch=cpu resetn
set_property -dict { PACKAGE_PIN N17 IOSTANDARD LVCMOS33 } [get_ports { btnc_n
}]; #IO L9P T1 DQS 14 Sch=btnc
#set property -dict { PACKAGE PIN M18 IOSTANDARD LVCMOS33 } [get ports { BTNU
}]; #IO L4N T0 D05 14 Sch=btnu
#set property -dict { PACKAGE PIN P17 IOSTANDARD LVCMOS33 } [get ports { BTNL
}]; #IO_L12P_T1_MRCC_14 Sch=btnl
set_property -dict { PACKAGE_PIN M17 IOSTANDARD LVCMOS33 } [get_ports { btnr }];
#IO L10N T1 D15 14 Sch=btnr
```

#### **Contributions:**

Priyanka Ravinder: Code and Report

Raj Gokidi: Demo

## **Conclusion:**

Overall, this lab gives insight into the important principles of digital logic design, using a hardware-based project. By using Verilog to code the various modules, we were able to

successfully show the range of the RGB LED's color and brightness. The PWM core was ultimately responsible for this brightness control, whereas the debounce and clock divider was essential in creating reliable inputs from the user. The load FSM was primarily used for cycling through each of the four parameters using a singular button, and this can be seen in the final demo video.