

California Polytechnic State University Pomona

DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

Digital Circuit Design Verilog

ECE 3300L

Report #1

Prepared by

Heba Hafez


Sean Wygant

Mohamed Aly


June 16, 2025

Objective: Students will design and implement a Verilog module on the Digilent Nexys A7-100T, learning HDL I/O mapping, constraint files, synthesis, and FPGA programming to control 16 switches and drive 16 LEDs.

Verilog Code:



Synthesis Screenshots (LUT & FF):



Group Video Link:
Lab Demo Video

Reflections:

Ultimately lab one was just an introduction to Vivado and the Nexys A7-100T. Along the way we dealt with small errors due to us figuring out Vivado. We incorrectly chose the FPGA which caused us to play with the code more than needed. The code itself was simple but navigating the software was new. Once we properly got Vivado set up all we had to do was turn on the Nexys A7-100T and test the switches to get the lab to function properly.