



Cal Poly
Pomona

College of Engineering

California Polytechnic State University, Pomona

ECE3300L

Experiment #1

GROUP K

Hoang, Dalton

Siu, Andy

June 16th, 2025

Verilog Code:

Project Summary x Device x Nexys-A7-100T-Master.xdc x switch_led_interface.v* x Schematic x Schematic

C:/Users/siuan/ECE 3300/Lab 1/Lab 1.srcs/sources_1/new/switch_led_interface.v

Q

📁

↶

↷

✂

📄

📄

✖

//

🔍

💡

1`timescale 1ns / 1ps

2////////////////////////////////////

3// Company: Cal Poly Pomona

4// Engineer: Andy Siu

5//

6// Create Date: 06/17/2025 08:54:11 AM

7// Design Name: Switch LED Interface

8// Module Name: switch_led_interface

9// Project Name: Lab 1: Switch LED Interface

10// Target Devices: Nexys A7 100T

11// Tool Versions:

12// Description: This project will turn on leds to their respectively mirror mapped switches

13//

14// Dependencies:

15//

16// Revision:

17// Revision 0.01 - File Created

18// Additional Comments:

19//

20////////////////////////////////////

21

22

23module switch_led_interface(

24 input [15:0] sw,

25 output [15:0] led

26);

27 assign led = sw;

28endmodule

29

XDC Snippet:

```

1  # Clock signal
2  set_property -dict { PACKAGE_PIN E3      IOSTANDARD LVCMOS33 } [get_ports { CLK100MHZ }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
3  create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {CLK100MHZ}];
4
5
6
7
8
9
10
11 ##Switches
12
13 set_property -dict { PACKAGE_PIN J15      IOSTANDARD LVCMOS33 } [get_ports { sw[0] }];
14 set_property -dict { PACKAGE_PIN L16      IOSTANDARD LVCMOS33 } [get_ports { sw[1] }];
15 set_property -dict { PACKAGE_PIN M13      IOSTANDARD LVCMOS33 } [get_ports { SW[2] }];
16 set_property -dict { PACKAGE_PIN R15      IOSTANDARD LVCMOS33 } [get_ports { SW[3] }];
17 set_property -dict { PACKAGE_PIN R17      IOSTANDARD LVCMOS33 } [get_ports { SW[4] }];
18 set_property -dict { PACKAGE_PIN T18      IOSTANDARD LVCMOS33 } [get_ports { SW[5] }];
19 set_property -dict { PACKAGE_PIN U18      IOSTANDARD LVCMOS33 } [get_ports { SW[6] }];
20 set_property -dict { PACKAGE_PIN R13      IOSTANDARD LVCMOS33 } [get_ports { SW[7] }];
21 set_property -dict { PACKAGE_PIN T8       IOSTANDARD LVCMOS18 } [get_ports { SW[8] }];
22 set_property -dict { PACKAGE_PIN U8       IOSTANDARD LVCMOS18 } [get_ports { SW[9] }];
23 set_property -dict { PACKAGE_PIN R16      IOSTANDARD LVCMOS33 } [get_ports { SW[10] }];
24 set_property -dict { PACKAGE_PIN T13      IOSTANDARD LVCMOS33 } [get_ports { SW[11] }];
25 set_property -dict { PACKAGE_PIN H6       IOSTANDARD LVCMOS33 } [get_ports { SW[12] }];
26 set_property -dict { PACKAGE_PIN U12      IOSTANDARD LVCMOS33 } [get_ports { SW[13] }];
27 set_property -dict { PACKAGE_PIN U11      IOSTANDARD LVCMOS33 } [get_ports { SW[14] }];
28 set_property -dict { PACKAGE_PIN V10      IOSTANDARD LVCMOS33 } [get_ports { SW[15] }];
29
30
31 ## LEDs
32
33 set_property -dict { PACKAGE_PIN H17      IOSTANDARD LVCMOS33 } [get_ports { LED[0] }];
34 set_property -dict { PACKAGE_PIN K15      IOSTANDARD LVCMOS33 } [get_ports { LED[1] }];
35 set_property -dict { PACKAGE_PIN J13      IOSTANDARD LVCMOS33 } [get_ports { LED[2] }];
36 set_property -dict { PACKAGE_PIN N14      IOSTANDARD LVCMOS33 } [get_ports { LED[3] }];
37 set_property -dict { PACKAGE_PIN R18      IOSTANDARD LVCMOS33 } [get_ports { LED[4] }];
38 set_property -dict { PACKAGE_PIN V17      IOSTANDARD LVCMOS33 } [get_ports { LED[5] }];
39 set_property -dict { PACKAGE_PIN U17      IOSTANDARD LVCMOS33 } [get_ports { LED[6] }];
40 set_property -dict { PACKAGE_PIN U16      IOSTANDARD LVCMOS33 } [get_ports { LED[7] }];
41 set_property -dict { PACKAGE_PIN V16      IOSTANDARD LVCMOS33 } [get_ports { LED[8] }];
42 set_property -dict { PACKAGE_PIN T15      IOSTANDARD LVCMOS33 } [get_ports { LED[9] }];
43 set_property -dict { PACKAGE_PIN U14      IOSTANDARD LVCMOS33 } [get_ports { LED[10] }];
44 set_property -dict { PACKAGE_PIN T16      IOSTANDARD LVCMOS33 } [get_ports { LED[11] }];
45 set_property -dict { PACKAGE_PIN V15      IOSTANDARD LVCMOS33 } [get_ports { LED[12] }];
46 set_property -dict { PACKAGE_PIN V14      IOSTANDARD LVCMOS33 } [get_ports { LED[13] }];
47 set_property -dict { PACKAGE_PIN V12      IOSTANDARD LVCMOS33 } [get_ports { LED[14] }];
48 set_property -dict { PACKAGE_PIN V11      IOSTANDARD LVCMOS33 } [get_ports { LED[15] }];

```

Synthesis:

```

1 | Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
2 |
3 | Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
4 | Date       : Tue Jun 17 10:46:45 2025
5 | Host       : andydesktop running 64-bit major release (Build 5200)
6 | Command    : report_utilization -file switch_led_interface_utilization_synth.rpt -pb switch_led_interface_utilization_synth.pb
7 | Design     : switch_led_interface
8 | Device     : xc7a100tcsag324-1
9 | Speed File : -l
10 | Design State : Synthesized
11 |
12 |
13 | Utilization Design Information
14 |
15 | Table of Contents
16 | -----
17 | 1. Slice Logic
18 | 1.1 Summary of Registers by Type
19 | 2. Memory
20 | 3. DSP
21 | 4. IO and GT Specific
22 | 5. Clocking
23 | 6. Specific Feature
24 | 7. Primitives
25 | 8. Black Boxes
26 | 9. Instantiated Netlists
27 |
28 | 1. Slice Logic
29 | -----
30 |
31 | +-----+
32 | | Site Type | Used | Fixed | Prohibited | Available | Util% |
33 | +-----+
34 | | Slice LUTs* | 1 | 0 | 0 | 0 | 63400 | 0.00 |
35 | | LUT as Logic | 1 | 0 | 0 | 0 | 63400 | 0.00 |
36 | | LUT as Memory | 1 | 0 | 0 | 0 | 19000 | 0.00 |
37 | | Slice Registers | 1 | 0 | 0 | 0 | 126800 | 0.00 |
38 | | Register as Flip Flop | 1 | 0 | 0 | 0 | 126800 | 0.00 |
39 | | Register as Latch | 1 | 0 | 0 | 0 | 126800 | 0.00 |
40 | | FF Muxes | 1 | 0 | 0 | 0 | 31700 | 0.00 |
41 | | PS Muxes | 1 | 0 | 0 | 0 | 15850 | 0.00 |
42 | +-----+
43 | * Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
44 | Warning! LUT value is adjusted to account for LUT combining.

```

Video Link: <https://youtu.be/40jyKS-EUZw>

Reflections:

In our first lab of the semester, we developed a straightforward program to explore the fundamentals of the FPGA board using Verilog in the Vivado software. We connected a 16-bit input of switches directly to a 16-bit output of LEDs, where each switch, when activated, turns on its corresponding LED. Proper pin mapping was crucial, as incorrect mappings could lead to errors in the program's functionality. This lab also provided a solid foundation for understanding the design flow and writing Verilog code. The FPGA is a really interesting development board. Up to this point, we have only worked with PIC18 in coursework and Arduino on the side, so I look forward to comparing processing power.