

California Polytechnic State University Pomona DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

Dgtl Circuit Dsgn Verilog Lab

ECE 3300L Section E01

Report #7

Prepared by

Arvin Ghaloosian (017153422) Vittorio Huizar (016826784)

Group H

Presented to

Mohamed Aly (Mohamed El-Hadedy)

Due - August 6, 2025

DESIGN OVERVIEW:

In Lab 7, we built a 16-bit combinational barrel shifter/rotator capable of performing either a logical shift or a rotate operation in left or right direction by any shift amount $k \in [0-15]$. The design used BTNU, BTND, BTNL, BTNR as latched toggle controls and BTNC as asynchronous reset.

The shift amount SHAMT[3:0] is configured via:

- SHAMT[1:0] from toggled buttons (BTNL, BTNR)
- SHAMT[3:2] from a 2-bit up-counter incremented by BTNC

The 16-bit result is displayed as four hexadecimal nibbles across the rightmost four 7-segment digits (AN0–AN3), with AN4–AN7 blanked. We used a fixed clock divider to produce:

- A ~2 Hz clock for visual shifting
- A ~1 kHz clock for 7-segment scanning

We also added optional debug visibility for DIR, ROT, and SHAMT on LED[7:0].

MODULE HIERARCHY:

- top_lab7.v
 - clock_divider_fixed
 - debounce_toggle (x4 for BTNU, BTND, BTNL, BTNR)
 - shamt_counter
 - barrel_shifter16
 - hex_to_7seg (x4)
 - o seg7_scan8

Top Module:

Explanation:

The top-level module instantiates all submodules and wires together to control inputs, display logic, and data outputs.

- SW[15:0] provides the 16-bit input word
- **BTNU** toggles DIR (0 = Left, 1 = Right)
- **BTND** toggles ROT (0 = Logical, 1 = Rotate)
- **BTNL/BTNR** toggle SHAMT[1:0]
- BTNC resets the design and increments the 2-bit shift counter for SHAMT[3:2]
- LED[7:0] displays current DIR, ROT, and SHAMT
- AN0-AN3 display the barrel shifter output in hex
- AN4-AN7 are blank

clock_divider_fixed Module:

Explanation:

Uses two cascaded counters to derive:

- clk_2Hz (for demo timing)
- clk_1kHz (for scanning display and button debouncing)

Parameter: DIV_VALUE = 26'd50_000_000 (to get ~1 Hz base)

debounce_toggle Module:

Explanation:

Debounces raw button inputs (BTNU, BTND, BTNL, BTNR). Each clean press toggles an internal signal used for control (DIR, ROT, and SHAMT[1:0]).

shamt_counter Module:

Explanation:

Implements a 2-bit counter that increments on each **BTNC press**.

This forms the upper bits of the shift amount: SHAMT[3:2].

barrel_shifter16 Module:

Explanation:

Performs the 16-bit shift/rotate operation.

- Input: data_in[15:0], dir, rotate, shamt[3:0]
- Output: data_out[15:0]
 Uses four stages of generating loops (log₂16 = 4), 16 muxes per stage.

hex_to_7seg Module:

Explanation:

Same lookup module from Lab 6, reused here to display each nibble of the 16-bit result.

seg7_scan8 Module:

Explanation:

Drives the 7-segment display with 1-of-8 digit scanning at 1kHz.

We only enable AN0-AN3 and leave AN4-AN7 off.

TEST BENCH:

barrel_shifter16_tb.v

- Tested with various patterns (16'hA5A5, 16'h8001, etc.)
- Confirmed proper behavior for all 16 shift amounts, both directions, and both modes (logical/rotate)

debounce_toggle_tb.v

- Verified proper glitch filtering
- Output toggled only on clean edges

shamt_counter_tb.v

• Checked incrementing behavior on simulated BTNC pulses

seg7_scan8_tb.v

• Verified digit enable cycling and segment output for hex display

SIMULATION:

Clock Divider Fixed TB:

Name	Value	0.000000000 ms	1.000000000 ms	2.000000000 ns	3.000000000 ms	4.000000000 ns	5.000000000 ns	6.000000000 ms	7.000000000 ms	8.000000000 ms	9.000000000 258
□ clk_100MHz	0										
le clk_1kHz	0										
¼ clk_2Hz	0										

Hex_to_7seg_TB:



Seg7_scan8_TB:

Name	Value	0.00000	0000 ms	1	2	2.00000	0000 ms		1	4.00000	0000 ms			6.00000	0000 ms		1	8.00000	0000 ms		
₩ clk	1																				
> ₩ hex_seg_flat[55:0]	003d0249		0034024981894£																		
> ₩ an[7:0]	fd	ff	fe	.)	fd)	£	b	f	7	eí		dt	E)	b	f	7:	E)	fe	,	fd
> ♥ seg[6:0]	12	7£	41	·)	12		0	6	4	e	24		21	0	0	f	01	0	41	Ē)	12

Shamt_counter_TB:



Barrel_shifter16_TB:




Debounce_tick_TB:

Name		0.000000000 ms	 5.000000	0000 ms	1	10.000000000 ms	15.000000000 ms
₩ clk_1kHz	0						
↓ btn_raw	0						
¼ tick	0						

Debounce_toggle_TB:

Name	Value	0.000000000 m	s ll	5.0000	00000 ms	Linition	10.000000000	ms	15.000	000000 ms		20.000000000
₩ clk_1kHz	0											
⊌ btn_raw	0											
btn_toggle	0											

SYNTHESIS SCHEMATIC:



RESOURCE UTILIZATION:

Name ^1	Slice LUTs (63400)	Slice Registers (126800)	Bonded IOB (210)	BUFGCTRL (32)
∨ N top_lab7	107	71	45	2
<pre>db_s0 (debounce_toggle_1)</pre>	85	7	0	0

CONTRIBUTIONS:

Arvin Ghaloosian (50%)

- Implemented barrel_shifter16, clock_divider_fixed, and shamt_counter
- Led hardware demo and testing
- Verified LED display and shift logic

Vittorio Huizar (50%)

- Designed and tested debounce_toggle and seg7_scan8 modules
- Ran simulations and testbenches
- Integrated and debugged top-level system

REFLECTION:

This lab helped reinforce the value of combinational design using generate-for structures, especially for variable-shift logic. Implementing a barrel shifter deepened our understanding of mux tree structures. One challenge was tuning the toggle logic to ensure consistent behavior with physical buttons, which was resolved using clean debounce and edge-toggle modules. The shift counter and 7-segment scanning brought together many past lab skills into one cohesive system.

Link to demo video:

https://youtube.com/shorts/Cis5tRyRet4