

**California Polytechnic State University Pomona**

DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

Digital Circuit Design Verilog

ECE 3300L

Report #2

Prepared by

-----

**Heba Hafez 017353323**

**Sean Wygant 017376658**

Group Y

Mohamed Aly

July 1, 2025

**Objective:** In Verilog, students will design a 16-to-1 Multiplexer (MUX 16x1) using gate-level 2x1 multiplexers. The Nexy's A7 Board pushbuttons will be used to control the MUX with switch life behavior through applying debouncing and toggle flip-flops per bit. The MUX output will be displayed on LED0, with inputs fed from the 16 switches.

### Code and Explanation:

#### Mux 2x1 Gate

```
} module mux2x1 (  
    input a, b,  
    input sel,  
    output y  
);  
    wire nsel, a1, b1;  
    not (nsel, sel);  
    and (a1, a, nsel);  
    and (b1, b, sel);  
    or (y, a1, b1);  
} endmodule
```

Based on the select (sel) inputs a or b are selected.

Not will invert the select inputs, and will choose a if select is 0 and b if select is 1.

Then the or will give the output.

## MUX 16x1 using Generate Loops

```
23 module mux16x1(  
24     input [15:0] in,  
25     input [3:0] sel,  
26     output out  
27 );  
28 wire [15:0] level1;  
29 wire [7:0] level2;  
30 wire [3:0] level3;  
31 genvar i;  
32 generate  
33     for (i = 0; i < 8; i = i + 1)  
34         mux2x1 m1 (.a(in[2*i]), .b(in[2*i+1]), .sel(sel[0]), .y(level1[i]));  
35     for (i = 0; i < 4; i = i + 1)  
36         mux2x1 m2 (.a(level1[2*i]), .b(level1[2*i+1]), .sel(sel[1]), .y(level2[i]));  
37     for (i = 0; i < 2; i = i + 1)  
38         mux2x1 m3 (.a(level2[2*i]), .b(level2[2*i+1]), .sel(sel[2]), .y(level3[i]));  
39     mux2x1 m4 (.a(level3[0]), .b(level3[1]), .sel(sel[3]), .y(out));  
40 endgenerate  
41 endmodule  
42
```

Using the 2x1 Muxs there's a sequence and loop to create the 16x1 Mux. This calls back to the mux 2x1 module. "genvar i" is used in the loop to instantiate the multiple muxs.

## Debounce Module

```
22 |  
23 module debounce(  
24     input clk,  
25     input btn_in,  
26     output reg btn_clean  
27 );  
28     reg [2:0] shift_reg;  
29     always @(posedge clk) begin  
30         shift_reg <= {shift_reg[1:0], btn_in};  
31         if (shift_reg == 3'b111) btn_clean <= 1;  
32         else if (shift_reg == 3'b000) btn_clean <= 0;  
33     end  
34 endmodule  
|
```

In order to debounce the noise we filter the circuit by using a 3-bit shift register . Within the if-else statement, it states that if the register is "3'b111" so 111 the button will be on/1 , if it is "3'b000" or 000 it will be off/0.

## Toggle Flip-Flop

```
3 module toggle_switch(  
4     input clk,  
5     input rst,  
6     input btn_raw,  
7     output reg state  
8 );  
9     wire btn_clean;  
0     reg btn_prev;  
1     debounce db (.clk(clk), .btn_in(btn_raw), .btn_clean(btn_clean));  
2     always @(posedge clk) begin  
3         if (rst) begin  
4             state <= 0;  
5             btn_prev <= 0;  
6         end else begin  
7             if (btn_clean && !btn_prev)  
8                 state <= ~state;  
9             btn_prev <= btn_clean;  
0         end  
1     end  
2 endmodule
```

Each time the button is pressed, the state of the button is toggled. This is done by toggling the rising edges (state <= ~ state) of btn\_clean and btn\_prev then resetting (rst) them to start over.

## Top-Level Module

```
23 module top_mux_lab3(  
24     input clk,  
25     input rst,  
26     input [15:0] SW,  
27     input btnU, btnD, btnL, btnR,  
28     output LED0  
29 );  
30     wire [3:0] sel;  
31     toggle_switch t0 (.clk(clk), .rst(rst), .btn_raw(btnD), .state(sel[0]));  
32     toggle_switch t1 (.clk(clk), .rst(rst), .btn_raw(btnR), .state(sel[1]));  
33     toggle_switch t2 (.clk(clk), .rst(rst), .btn_raw(btnL), .state(sel[2]));  
34     toggle_switch t3 (.clk(clk), .rst(rst), .btn_raw(btnU), .state(sel[3]));  
35     mux16x1 mux (.in(SW), .sel(sel), .out(LED0));  
36 endmodule  
37
```

The data inputs switch 0-16 of the mux, output led 0, and buttons up, down, left, and right are declared, as well as the clock and reset. Each button toggles one bit of the select signal and drives it to the LED. This calls back to the toggle\_switch and debounce modules.

## Testbench

```
6
7 // DUT I/O
8 reg      clk, rst;
9 reg      btnD, btnR, btnL, btnU;
10 reg [15:0] SW;
11 wire     LED0=0;
12
13 // drive sel procedurally
14 reg [3:0] sel;
15 integer i,j;
16
17 // Instantiate DUT
18 top_mux_lab3 uut (
19     .clk (clk),
20     .rst (rst),
21     .btnD (btnD),
22     .btnR (btnR),
23     .btnL (btnL),
24     .btnU (btnU),
25     .SW (SW),
26     .LED0 (LED0)
27 );
28
29 // clock generator
30 initial begin
31     clk = 0;
32     forever #10 clk = ~clk;
33 end
34
35 // main test
36 initial begin
37     rst = 1;
38     SW = 16'b0;
39     btnD = 0; btnR = 0; btnL = 0; btnU = 0;
40     #20;
41     rst = 0; // deassert reset
42
43     // sweep through all 16 select values
44     for (i = 0; i < 16; i = i + 1) begin
45         SW = 16'b0;
46         rst=1;
47         #20;
48         rst=0;
49         sel = i[3:0];
50         {btnU, btnL, btnR, btnD} = sel;
51         #20
52         for (j = 0; j < 16; j = j + 1) begin
53             SW = 1'b1 << j;
54             #20;
55             $display("----- Testing MUX setting %0d -----", i);
56             $display("sel=%b , output = %b, expected_output = %b", sel, LED0, SW[i]);
57             #20;
58         end
59     end
60     $finish;
```

All buttons, the clock, reset, and switches are declared as well as integers i and j to be used in our for loop. The first initial begin is for the clock to generate a 50MHz clock. Then the main test loop resets the DUT and initializes the signals, ending with rst=0 to loop the reset. The buttons

port back to the top module to call the debounce and flip flop. The outer loop then sweeps through the 4-bit values 0-15. The inner loop sets one switch bit high at a time, then displays the select, LED0, and other outputs.

Vivado Utilizations (LUTs, FFs, Power):

1. Slice Logic

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	12	0	0	63400	0.02
LUT as Logic	12	0	0	63400	0.02
LUT as Memory	0	0	0	19000	0.00
Slice Registers	24	0	0	126800	0.02
Register as Flip Flop	24	0	0	126800	0.02
Register as Latch	0	0	0	126800	0.00
F7 Muxes	2	0	0	31700	<0.01
F8 Muxes	1	0	0	15850	<0.01

\* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt\_design after synthesis, if not already completed.

Warning! LUT value is adjusted to account for LUT combining.

Warning! For any ECO changes, please run place\_design if there are unplaced instances

1. Summary


Total On-Chip Power (W)	0.101
Design Power Budget (W)	Unspecified*
Power Budget Margin (W)	NA
Dynamic (W)	0.004
Device Static (W)	0.097
Effective TJA (C/W)	4.6
Max Ambient (C)	84.5
Junction Temperature (C)	25.5
Confidence Level	Low
Setting File	---
Simulation Activity File	---
Design Nets Matched	NA

\* Specify Design Power Budget using, set\_operating\_conditions -design\_power\_budget <value in Watts>

1.1 On-Chip Components

On-Chip	Power (W)	Used	Available	Utilization (%)
Clocks	0.001	3	---	---
Slice Logic	<0.001	51	---	---
LUT as Logic	<0.001	12	63400	0.02
Register	<0.001	24	126800	0.02
F7/F8 Muxes	<0.001	3	63400	<0.01
Others	0.000	12	---	---
Signals	<0.001	53	---	---
I/O	0.002	23	210	10.95
Static Power	0.097			
Total	0.101			

### (Testbench with waveform) Screenshot Proofs:



### Video Link:

<https://youtu.be/a1tPf9ari9A>

### Partner Contribution:

The lab was worked on together in person, so the work is 50/50. Heba started the project and code, then Sean fixed up the testbench. Heba was able to get the hardware to work while Sean edited the test bench to properly show all switches on the simulations. Heba then put together the lab report with Sean's screenshots and utilizations while Sean demonstrated the board and edited the video. All work was mutual with input on the code, report, and video done together.

**Conclusion:** For Lab 3 we finally got the basics down from the first two labs on how Vivado works, so this time, software was our sole focus. All files were set up properly, and the hardware worked as expected after some small editing inside our constraint file. However, when it came to testing the lab through simulation, our testbench had troubles after switch 4. We properly needed to get all 16 switches to be read through our loop to properly reflect the toggling of the 2x1 Muxs.