

Lab 8: RGB LED PWM Controller

3300L

Dia Agrawal and Robert Lainez Torres

Objective:

The objective of this lab is to design and implement a hardware-based RGB LED controller using Pulse Width Modulation (PWM) on the Nexys A7 FPGA board. By developing modular Verilog components and integrating them into a top-level system, students learn to manipulate LED brightness and blend colors based on user inputs. The lab involves capturing and processing button presses, storing user-selected values for PWM period and duty cycles, and generating smooth, flicker-free color output. This hands-on experience builds practical skills in digital logic design, finite state machines, signal debouncing, clock division, and hardware interfacing.

Design description

Clock divider Module:

The `clock_divider_fixed` module generates two separate lower-frequency clocks from the 100 MHz system clock: a 1 kHz clock used for debouncing buttons and controlling state transitions, and a 20 kHz clock for driving the PWM signals without visible flicker. This is essential because the default FPGA clock is too fast for direct human-interactive operations and for LED PWM. The divider counts clock ticks and toggles output clocks after specific intervals, enabling timing control across the design.

```
1  `timescale 1ns / 1ps
2
3
4  module clock_divider_fixed #(
5      parameter integer INPUT_HZ = 100_000_000,
6      parameter integer TICK1_HZ = 1_000,
7      parameter integer PWM_HZ = 20_000
8  ) (
9      input wire clk_in,
10     input wire rst_n,
11     output reg clk_1k,
12     output reg clk_pwm
13 );
14     localparam integer DIV1K = (INPUT_HZ/TICK1_HZ)/2;
15     localparam integer DIVPWM = (INPUT_HZ/PWM_HZ)/2;
16     reg [$clog2(DIV1K):0] c1;
17     reg [$clog2(DIVPWM):0] c2;
18     always @(posedge clk_in or negedge rst_n) begin
19         if (!rst_n) begin
20             c1 <= 0;
21             clk_1k <= 0;
22             c2 <= 0;
23             clk_pwm <= 0;
24         end
25         else begin
26             if (c1 == DIV1K-1) begin
27                 c1 <= 0;
28                 clk_1k <= ~clk_1k;
29             end else
30                 c1 <= c1+1;
31
32             if (c2 == DIVPWM-1) begin c2 <= 0; clk_pwm <= ~clk_pwm; end else c2
33 <= c2+1;
34         end
35     end
36 endmodule
```

Debouncing and one pulse:

The `debounce_onepulse` module processes mechanical button signals to eliminate noise and bouncing effects. Mechanical switches naturally produce spurious transitions when pressed or released, which this module filters out by checking for stable input over multiple clock cycles. It also ensures that each valid press generates a single, clean pulse, regardless of how long the button is held. This pulse is used to trigger finite state machine transitions and data loading.

```
3 |
4 | module debounce_onepulse #(
5 |     parameter integer STABLE_TICKS = 20
6 | ) (
7 |     input wire clk,
8 |     input wire rst_n,
9 |     input wire din,
10 |    output reg pulse
11 | );
12 |
13 |    reg d0, d1;
14 |    reg stable, stable_q;
15 |    reg [$clog2(STABLE_TICKS+1)-1:0] cnt;
16 |    always @(posedge clk or negedge rst_n) begin
17 |        if (!rst_n) begin d0<=0; d1<=0; end else begin d0<=din; d1<=d0; end
18 |    end
19 |    always @(posedge clk or negedge rst_n) begin
20 |        if (!rst_n) begin cnt<=0; stable<=0; end
21 |        else if (d1 != stable) begin
22 |            if (cnt==STABLE_TICKS) begin stable<=d1; cnt<=0; end
23 |
24 |            else cnt<=cnt+1;
25 |        end else cnt<=0;
26 |    end
27 |
28 |    always @(posedge clk or negedge rst_n) begin
29 |        if (!rst_n) begin stable_q<=0; pulse<=0; end
30 |        else begin pulse <= (~stable_q) & stable; stable_q <= stable; end
31 |    end
32 | endmodule
```

Load FSM (Finite State Machine):

The load_fsm module manages the process of cycling through four memory slots that hold PWM configuration values. Since the board only has one load button, this FSM cycles through different load states resolution, red duty cycle, green duty cycle, and blue duty cycle every time the button is pressed. It also generates write-enable signals for the appropriate registers, ensuring the correct value is captured from the switches at the right time.

```
1  `timescale 1ns / 1ps
2
3
4  module load_fsm(
5      input wire clk,
6      input wire rst_n,
7      input wire load_pulse,
8      output reg [1:0] slot,
9      output wire [3:0] slot_onehot,
10     output reg wr_res, wr_r, wr_g, wr_b
11 );
12     assign slot_onehot = 4'b0001 << slot;
13     always @(posedge clk or negedge rst_n) begin
14         if (!rst_n) slot <= 2'd0;
15         else if (load_pulse) slot <= slot + 2'd1;
16     end
17
18     always @* begin
19         wr_res = 0; wr_r = 0; wr_g = 0; wr_b = 0;
20         case (slot)
21             2'd0: wr_res = load_pulse;
22             2'd1: wr_r = load_pulse;
23             2'd2: wr_g = load_pulse;
24             2'd3: wr_b = load_pulse;
25         endcase
26     end
27 endmodule
28
```

PWM Core Module:

The pwm_core module is responsible for generating the actual PWM signals for each color channel (Red, Green, Blue) based on the stored duty cycles and period (resolution). It compares a counter against the duty cycle to determine the high or low state of each PWM signal. By adjusting these values, different brightness levels and color combinations are achieved. This module ensures accurate color representation through timed digital outputs.

```
3 |
4 | module pwm_core(
5 |     input wire clk,
6 |     input wire rst_n,
7 |     input wire [7:0] period,
8 |     input wire [7:0] duty_r, duty_g, duty_b,
9 |     output reg pwm_r, pwm_g, pwm_b
10 | );
11 |
12 | ○ wire [8:0] eff_period = {1'b0, period} + 9'd1;
13 |
14 | function [8:0] clamp9(input [7:0] d);
15 |     clamp9 = ( {1'b0,d} >= eff_period ) ? (eff_period - 9'd1) : {1'b0,d};
16 | endfunction
17 |
18 | reg [8:0] cnt;
19 | ○ always @(posedge clk or negedge rst_n) begin
20 | ○     if (!rst_n) cnt <= 0;
21 | ○     else if (cnt == eff_period - 1) cnt <= 0;
22 | ○     else cnt <= cnt + 1;
23 | end
24 |
25 | ○ always @(posedge clk or negedge rst_n) begin
26 | ○     if (!rst_n) {pwm_r, pwm_g, pwm_b} <= 0;
27 |     else begin
28 | ○         pwm_r <= (cnt < clamp9(duty_r));
29 | ○         pwm_g <= (cnt < clamp9(duty_g));
30 | ○         pwm_b <= (cnt < clamp9(duty_b));
31 |     end
32 | end
33 | endmodule
```

RGB LED Driver:

The `rgb_led_driver` module adapts the active logic level of the PWM signals to match the hardware requirements of the RGB LEDs. On the Nexys A7 board, LEDs are active-low, meaning they turn on when the signal is low. This module inverts the PWM output signals if needed, based on the `ACTIVE_LOW` parameter. It provides flexibility for compatibility with various LED configurations.

```
4 module rgb_led_driver #(parameter ACTIVE_LOW=1)
5     input wire pwm_r, pwm_g, pwm_b,
6     output wire led_r, led_g, led_b
7 );
8     generate
9         if (ACTIVE_LOW) begin
10             assign led_r = ~pwm_r;
11             assign led_g = ~pwm_g;
12             assign led_b = ~pwm_b;
13         end else begin
14             assign led_r = pwm_r;
15             assign led_g = pwm_g;
16             assign led_b = pwm_b;
17         end
18     endgenerate
19 endmodule
```

Top-Level Integration Module:

The `top_lab8` module ties together all the other modules into a single, functional system. It coordinates clock domains, handles user inputs (button and switches), stores values in registers, and drives the PWM outputs to the RGB LEDs. It also ensures proper crossing between the 1 kHz (user input) and 20 kHz (PWM) domains using flip-flop synchronization. This top-level design is the complete RGB LED controller system that implements user-configurable, real-time LED brightness and color blending.

```
module top_lab8(
    input wire clk100mhz,
    input wire btnc_n,
    input wire btnr,
    input wire [7:0] sw,
    output wire [3:0] led,
    output wire rgb_r, rgb_g, rgb_b
);

    wire rst_n = btnc_n;
    wire clk_1k, clk_pwm;

    clock_divider_fixed #(.INPUT_HZ(100_000_000)) u_div(
        .clk_in(clk100mhz),
        .rst_n(rst_n),
        .clk_1k(clk_1k),
        .clk_pwm(clk_pwm));

    wire load_pulse;

    debounce_onepulse #(.STABLE_TICKS(20)) u_db(
        .clk(clk_1k),
        .rst_n(rst_n),
        .din(btnr),
        .pulse(load_pulse));

    wire [1:0] slot;
    wire [3:0] slot_oh;
    wire wr_res, wr_r, wr_g, wr_b;
    load_fsm u_fsm(
        .clk(clk_1k),
        .rst_n(rst_n),
        .load_pulse(load_pulse),
        .slot(slot),
        .slot_onehot(slot_oh),
        .wr_res(wr_res), .wr_r(wr_r),
        .wr_g(wr_g), .wr_b(wr_b));

    assign led = slot_oh;

    reg [7:0] reg_res, reg_r, reg_g, reg_b;
    always @(posedge clk_1k or negedge rst_n) begin
        if (!rst_n) begin
            reg_res<=8'd63;
            reg_r<=0;
            reg_g<=0;
            reg_b<=0;
        end
        else begin
            if (wr_res) reg_res <=sw; //fixed RES
            if (wr_r) reg_r <= sw; // fixed RED Duty cycle
            if (wr_g) reg_g <= sw; // fixed GREEN Duty Cycle
            if (wr_b) reg_b <= sw; // fixed BLUE Duty Cycle
        end
    end

    reg [7:0] res_q1,res_q2,r_q1,r_q2,g_q1,g_q2,b_q1,b_q2;

    always @(posedge clk_pwm or negedge rst_n) begin
        if (!rst_n) begin
            res_q1<=0;
            res_q2<=0;
            r_q1<=0;
            r_q2<=0;
            g_q1<=0;
            g_q2<=0;
            b_q1<=0;
            b_q2<=0;
        end
        else begin
            res_q1<=reg_res;
            res_q2<=res_q1;
            r_q1<=reg_r;
            r_q2<=r_q1;
            g_q1<=reg_g;
            g_q2<=g_q1;
            b_q1<=reg_b;
            b_q2<=b_q1;
        end
    end
end
```

```

wire pwm_r, pwm_g, pwm_b;


pwm_core u_pwm(.clk(clk_pwm),
    .rst_n(rst_n),
    .period(res_q2),
    .duty_r(r_q2),
    .duty_g(g_q2),
    .duty_b(b_q2),
    .pwm_r(pwm_r),
    .pwm_g(pwm_g),
    .pwm_b(pwm_b));

rgb_led_driver #(ACTIVE_LOW(1)) u_led(
    .pwm_r(pwm_r),
    .pwm_g(pwm_g),
    .pwm_b(pwm_b),
    .led_r(rgb_r),
    .led_g(rgb_g),
    .led_b(rgb_b));

endmodule

```


Test Bench



The `pwm_core_tb.v` testbench is designed to verify the functionality of the `pwm_core` module by simulating its behavior in a controlled environment. It applies a known PWM period and specific duty cycle values for the red, green, and blue channels, then counts how many clock cycles each output is high over a full PWM period. By simulating 8 clock cycles with a period of 7 (effective period of 8), it expects the red channel to be high for 2 cycles, green for 4, and blue for 6, corresponding to their respective duty cycles. The testbench prints out the high-time counts for each channel, allowing the user to confirm that the `pwm_core` module is producing correct PWM outputs. This automated test helps ensure that the module behaves as intended before integrating it into the full system.

Utilization report:

| Resource | Utilization | Available | Utilization % |
|----------|-------------|-----------|---------------|
| LUT | 103 | 63400 | 0.16 |
| FF | 145 | 126800 | 0.11 |
| IO | 18 | 210 | 8.57 |



Team Contributions:

As usual, we both contributed throughout the design, testing, and documentation process, often working together to integrate and verify our modules.

Robert's Contributions:

Created all the provided modules given in lab 8, and simulation.

Dia's Contributions:

deployed the software on to the FPGA Board and created the presentation video.

We both participated in debugging, testbench design, and reviewing each other's code to ensure correctness. Final documentation and polishing were done collaboratively.