Lab 8: RGB LED PWM Controller

3300L

Dia Agrawal and Robert Lainez Torres

Objective:

The objective of this lab is to design and implement a hardware-based RGB LED controller using Pulse Width Modulation (PWM) on the Nexys A7 FPGA board. By developing modular Verilog components and integrating them into a top-level system, students learn to manipulate LED brightness and blend colors based on user inputs. The lab involves capturing and processing button presses, storing user-selected values for PWM period and duty cycles, and generating smooth, flicker-free color output. This hands-on experience builds practical skills in digital logic design, finite state machines, signal debouncing, clock division, and hardware interfacing.

Design description

Clock divider Module:

The clock_divider_fixed module generates two separate lower-frequency clocks from the 100 MHz system clock: a 1 kHz clock used for debouncing buttons and controlling state transitions, and a 20 kHz clock for driving the PWM signals without visible flicker. This is essential because the default FPGA clock is too fast for direct human-interactive operations and for LED PWM. The divider counts clock ticks and toggles output clocks after specific intervals, enabling timing control across the design.

```
timescale les / list
     mention elock division fixed $1
         parameter integer ISBNT ME - 105 000 000.
          paremeter integer TDMI_EI = 1,000;
         parameter integer Pat NI - 11,000
         irper whre six is,
         loper wire per to
         support requirity, 1k,
         margine and cold place
         localpanes integer SIVIS - (1887) ML/13CNL M11/24
         Localpares totager Styffel + (SERVI SC/FEE SI)/S)
res [4:1092 GIVIS10] 01)
          rep [#clog2@IVERN:r0] e2s
         always Esposessys cla_in or repette ret_il segin
             if (tret,n) begun
             cik_ik or for
             sit pen or to
             else hegin-
23
                 if (61 -- HVOH-1) (egin
               41x_1k (+ -41x_1k)
                 if (c) -- SIVING-1) begin of (+ fr cl) per (+ -c); per cnt clsc of
34
             100
```

Debouncing and one pulse:

The debounce_onepulse module processes mechanical button signals to eliminate noise and bouncing effects. Mechanical switches naturally produce spurious transitions when pressed or released, which this module filters out by checking for stable input over multiple clock cycles. It also ensures that each valid press generates a single, clean pulse, regardless of how long the button is held. This pulse is used to trigger finite state machine

transitions and data loading.

```
3
4
     module debounce onepulse # (
         parameter integer STABLE TICKS = 20
5
6
     ) (
7
         input wire clk,
         input wire rst n,
8
9
         input wire din,
        output reg pulse
.0
1
     ):
2
3
        reg d0, d1;
4
         reg stable, stable q;
         reg [$clog2(STABLE TICKS+1)-1:0] cnt;
.5
         always @(posedge clk or negedge rst n) begin
6
             if (!rst n) begin d0<=0; d1<=0; end else begin d0<=din; d1<=d0; end
7
8
         end
         always @(posedge clk or negedge rst n) begin
9
             if (!rst n) begin cnt<=0; stable<=0; end
:0
3
             else if (dl != stable) begin
                 if (cnt==STABLE TICKS) begin stable<=d1; cnt<=0; end
12
13
漢
                 else cnt<=cnt+1;
5
             end else cnt<=0;
6
         end
7
:8
         always @(posedge clk or negedge rst n) begin
             if (!rst n) begin stable q<=0; pulse<=0; end
.9
             else begin pulse <= (~stable q) & stable; stable q <= stable; end
0
1
         end
2
     endmodule
```

Load FSM (Finite State Machine):

The load_fsm module manages the process of cycling through four memory slots that hold PWM configuration values. Since the board only has one load button, this FSM cycles through different load states resolution, red duty cycle, green duty cycle, and blue duty cycle every time the button is pressed. It also generates write-enable signals for the appropriate registers, ensuring the correct value is captured from the switches at the right time.

```
1
     'timescale lns / lps
 2
 3
 4
     module load fsm(
 5
          input wire clk,
 б
          input wire rst n,
7
          input wire load pulse,
8
          output reg [1:0] slot,
 9
          output wire [3:0] slot onehot,
18
          output reg wr res, wr r, wr g, wr b
11
     );
12
         assign slot onehot = 4'b0001 << slot;
13
         always @(posedge clk or negedge rst n) begin
              if (!rst n) slot <= 2'd0;
14
15
              else if (load pulse) slot <= slot + 2'dl;
16
          end
17
18
         always @* begin
19
              wr res = 0; wr r = 0; wr g = 0; wr b = 0;
20
              case (slot)
21
                  2'd0: wr res = load pulse;
22
                  2'dl: wr r = load pulse;
                  2'd2: wr g = load pulse;
23
                  2'd3: wr b = load pulse;
24
25
              endcase
26
          end
27
     endmodule
28
```

PWM Core Module:

The pwm_core module is responsible for generating the actual PWM signals for each color channel (Red, Green, Blue) based on the stored duty cycles and period (resolution). It compares a counter against the duty cycle to determine the high or low state of each PWM signal. By adjusting these values, different brightness levels and color combinations are achieved. This module ensures accurate color representation through timed digital outputs.

```
3 :
4
         module pum core (
            input wire clk,
             input wire rat n.
7
            input wire [7:0] period,
8
             input wire [7:0] duty_r, duty_g, duty_b,
9
             output reg pwm r, pwm g, pwm b
10
         1:
11
     0
12
             wire [8:0] eff period = {1'b0, period} + 9'd1;
13 5
14
             function [8:0] clamp9(input [7:0] d);
                 clamp9 = ( (1'b0,d) >= eff period ) ? (eff period - 9'd1) : (1'b0,d);
15
16
             endfunction
17
18
            reg [8:0] cnt;
19
            always &(posedge clk or negedge rst_n) begin
20
                 if (!rst_n) cnt <= 0;
21
                 else if (cnt == eff_period - 1) cnt <= 0;
22
                 else cnt <= cnt + 1;
23
             end
34
     0
25
             always &(posedge clk or negedge rst n) begin
26
                 if (!rst_n) (pwm_r, pwm_g, pwm_b) <= 0;
27
               else begin
28
                     pwm r <= (cnt < clamp9(duty r));
     0
29
                     pwm_g <= (cnt < clamp9(duty_g));
30
                     pwm b <= (cnt < clamp9(duty b));
33
                 end
32
             end
33
         endmodule
```

RGB LED Driver:

The rgb_led_driver module adapts the active logic level of the PWM signals to match the hardware requirements of the RGB LEDs. On the Nexys A7 board, LEDs are active-low, meaning they turn on when the signal is low. This module inverts the PWM output signals if needed, based on the ACTIVE_LOW parameter. It provides flexibility for compatibility with various LED configurations.

```
module rgb_led_driver #(parameter ACTIVE_LOW-1)
4
1
        input wire pwm r, pwm g, pwm b.
4
         output wire led r, led g, led b
    3.1
北
        generate
           if (ACTIVE_LOW) begin
10
               assign led r - -pwm r;
                assign led g = -pwm gr
                assign led b = -pen br
12
1.9
           end else begin
14.
               assign led r = pwm rr
15
                assign led g = pum g:
                assign led b - pun by
1#
17
            end
19
         endgenerate
15 | endmodule
```


Top-Level Integration Module:

The top_lab8 module ties together all the other modules into a single, functional system. It coordinates clock domains, handles user inputs (button and switches), stores values in registers, and drives the PWM outputs to the RGB LEDs. It also ensures proper crossing between the 1 kHz (user input) and 20 kHz (PWM) domains using flip-flop synchronization. This top-level design is the complete RGB LED controller system that implements user-configurable, real-time LED brightness and color blending.

```
module top_lab0;
reg [7:0] reg_res, reg_r, reg_g, reg_b;
                                                                 imput wire clkiodads.
always #(posemps mik_lk or negembe rat_m) hagin
                                                                 imput wire bine a.
    if (tree a) begin
                                                                 input wire bine,
       req_resout total
                                                                 input wire (7:5) sw.
       ceg power
                                                                 output wice (2:0) led.
       reg_gued;
                                                                 mitted when rgb_r, rgb_g, rgb_b
       reg_b/=0;
    size regin
                                                                 ware rec_n = btnd_n/
       if (we res) yet yet comp. //first fill
                                                                 wire cik ik, cik pand
       if (wr_s) reg_s <= may // fired NUT Daty cycle if (wr_g) reg_s <= may // fired SNUM Daty Cycle
                                                                clock divider fixed #(. IMFUT MZ(100_00_000)) u_div(
       of (wo b) reg b on any of faces fill listy Option
                                                                 -cik_im(cikiOOmhz),
                                                                 ret_hirst_h),
                                                                 ..clk lk(clk lk),
reg [7:0] res_qi, res_qi, r_qi,r_qi,q qi,q qi,n_qi,n_qir
                                                                .clk_pwm(clk_pwm));
always #(possings milk_page or coquetys mat_m) bogin
                                                                 wire load palmy
    of (fret_to begin
        res_qrowte
                                                               debounce_onepulse #(.STABLE_TICKS(20)) u_db)
        144_421-01
                                                                  -cik(cik ik).
        r ql-ce0;
                                                                  .ret_n(ret_n),
        r_q2c+0;
                                                                 , din (bring) ,
        g_q1<=0;
                                                                  .pulse(load_pulse));
        9_920=01
        a_glc=0:
                                                                 whre [1:0] slots
        in_q2c=0.r
                                                                 wire [3:0] slot ch:
    end.
                                                                 wire wr res, wr r, wr g, wr b;
    else begin
                                                                 load_fem u_femi
        res_qlevesq_rest
                                                                     -clk(clk_lky,
        res giveres gir
                                                                     .rst_n(rst_n),
        r glovereg ra
                                                                     .load pulse (load pulse).
        F 92000 937
        g_qlesceg gr
                                                                     .slot(slot),
        q_ql(eq_ql;
                                                                     .mlot_ometros(mlos_oh).
       b gioring by
                                                                      .Wr_mas(wr_mas), .Wr_z(wr_m),
       b_g2<=b_g1y
                                                                     .wr g(er g), .er b(er b));
   400
                                                             semina led - mlot the
```

```
wire pwm_r, pwm_g, pwm_b;
    pwm core u pwm(.clk(clk pwm),
        .rst_n(rst_n),
        .period(res_q2),
        .duty_r(r_q2),
        .duty_g(g_q2),
        .duty_b(b_q2),
        .pwm r (pwm r),
        .pwm g(pwm g),
        .pwm_b(pwm_b));
rgb_led_driver #(.ACTIVE_LOW(1)) u_led(
    .pwm_r(pwm_r),
    .pwm_g(pwm_g),
    .pwm b (pwm b),
    .led_r(rgb_r),
    .led g(rgb g),
   .led_b(rgb_b));
endmodule
```


Test Bench



The pwm_core_tb.v testbench is designed to verify the functionality of the pwm_core module by simulating its behavior in a controlled environment. It applies a known PWM period and specific duty cycle values for the red, green, and blue channels, then counts how many clock cycles each output is high over a full PWM period. By simulating 8 clock cycles with a period of 7 (effective period of 8), it expects the red channel to be high for 2 cycles, green for 4, and blue for 6, corresponding to their respective duty cycles. The testbench prints out the high-time counts for each channel, allowing the user to confirm that the pwm_core module is producing correct PWM outputs. This automated test helps ensure that the module behaves as intended before integrating it into the full system.

Utilization report:

Resource	Utilization	Available	Utilization %
LUT	103	63400	0.16
FF	145	126800	0.11
10	18	210	8.57



Team Contributions:

As usual, we both contributed throughout the design, testing, and documentation process, often working together to integrate and verify our modules.

Robert's Contributions:

I created my own modules and worked on errors with my partner. I got the testbench simulation and utilization report.

Dia's Contributions:

I also created my own modules and worked on the errors. I uploaded the code to the board and created the demo.

We both participated in debugging, testbench design, and reviewing each other's code to ensure correctness. Final documentation and polishing were done collaboratively.