

Julio Flores (ID# : 016326856)
Victor Perez (ID# : 016196050)

Group I

Session E02

Lab 2

4×16 Decoder Design on Nexys A7-100T FPGA

WEDNESDAY

JUNE 25, 2025

ECE 3300L

Summer 2025

Objective:

The objective of this lab is to design and implement a 4 to 16 decoder with an enable input. This lab will utilize gate level structural coding and behavioral coding in verilog along with using Vivado resources such as testbench for self-checking and timing reports. Finally implementing this code into the Nexys A7-100T FPGA board for a physical demonstration of the 4 to 16 decoder.

Design

Gate level code:


```
--
23 module Decoder4x16_Gate(
24     input wire [3:0] A,
25     input wire E,
26     output wire [15:0] Y
27 );
28
29 assign Y[0] = E & ~A[3] & ~A[2] & ~A[1] & ~A[0]; // Binary # 0
30 assign Y[1] = E & ~A[3] & ~A[2] & ~A[1] & A[0]; // Binary # 1
31 assign Y[2] = E & ~A[3] & ~A[2] & A[1] & ~A[0]; // Binary # 2
32 assign Y[3] = E & ~A[3] & ~A[2] & A[1] & A[0]; // Binary # 3
33 assign Y[4] = E & ~A[3] & A[2] & ~A[1] & ~A[0]; // Binary # 4
34 assign Y[5] = E & ~A[3] & A[2] & ~A[1] & A[0]; // Binary # 5
35 assign Y[6] = E & ~A[3] & A[2] & A[1] & ~A[0]; // Binary # 6
36 assign Y[7] = E & ~A[3] & A[2] & A[1] & A[0]; // Binary # 7
37 assign Y[8] = E & A[3] & ~A[2] & ~A[1] & ~A[0]; // Binary # 8
38 assign Y[9] = E & A[3] & ~A[2] & ~A[1] & A[0]; // Binary # 9
39 assign Y[10] = E & A[3] & ~A[2] & A[1] & ~A[0]; // Binary # 10
40 assign Y[11] = E & A[3] & ~A[2] & A[1] & A[0]; // Binary # 11
41 assign Y[12] = E & A[3] & A[2] & ~A[1] & ~A[0]; // Binary # 12
42 assign Y[13] = E & A[3] & A[2] & ~A[1] & A[0]; // Binary # 13
43 assign Y[14] = E & A[3] & A[2] & A[1] & ~A[0]; // Binary # 14
44 assign Y[15] = E & A[3] & A[2] & A[1] & A[0]; // Binary # 15
45
46 endmodule
```

Behavioral code:

```
23 module Decoder4x16_Behavioral(  
24     input wire [3:0] A,  
25     input wire E,  
26     output reg [15:0] Y  
27 );  
28 always @(*) begin  
29     Y = 16'b0;  
30     if (E) begin  
31         case(A)  
32             4'b0000: Y = 16'b0000_0000_0000_0001; // ► output 0  
33             4'b0001: Y = 16'b0000_0000_0000_0010; // ► output 1  
34             4'b0010: Y = 16'b0000_0000_0000_0100; // ► output 2  
35             4'b0011: Y = 16'b0000_0000_0000_1000; // ► output 3  
36             4'b0100: Y = 16'b0000_0000_0001_0000; // ► output 4  
37             4'b0101: Y = 16'b0000_0000_0010_0000; // ► output 5  
38             4'b0110: Y = 16'b0000_0000_0100_0000; // ► output 6  
39             4'b0111: Y = 16'b0000_0000_1000_0000; // ► output 7  
40             4'b1000: Y = 16'b0000_0001_0000_0000; // ► output 8  
41             4'b1001: Y = 16'b0000_0010_0000_0000; // ► output 9  
42             4'b1010: Y = 16'b0000_0100_0000_0000; // ► output 10  
43             4'b1011: Y = 16'b0000_1000_0000_0000; // ► output 11  
44             4'b1100: Y = 16'b0001_0000_0000_0000; // ► output 12  
45             4'b1101: Y = 16'b0010_0000_0000_0000; // ► output 13  
46             4'b1110: Y = 16'b0100_0000_0000_0000; // ► output 14  
47             4'b1111: Y = 16'b1000_0000_0000_0000; // ► output 15  
48         endcase  
49     end  
50 end  
51  
52 endmodule
```

Simulation

Enable = 1




Enable = 0



Implementation

Resource	Utilization	Available	Utilization %
LUT	8	63400	0.01
IO	21	210	10.00



Contributions:

Victor Perez: 50% - Verilog code(gate) and test demo

Julio Flores : 50% - Verilog code(Behavioral) and test bench

Reflection:

This lab provided a comprehensive experience in verilog and FPGA implementation by designing a 4-to-16 decoder with an enable input. Using both gate level and behavioral coding in addition to a testbench for self-checking we were able to verify the design before implementation of the FPGA board.

Demo/Youtube Link:

<https://youtu.be/HgmHyZUB2rc>