ECE 3300L.01 - Lab 8

RGB LED PWM Controller (Nexys A7)

Professor Mohamed Aly
Group Q: Kevin Tang(015429622) &
Jared Mocling(015215057)

August 14th, 2025

Design:

clock_divider_fixed.v

```
1 // clock divider fixed.v
 2 | `timescale 1ns/1ps
 3 □ module clock divider fixed #(
 4 parameter integer INPUT HZ = 100 000 000,
 5 parameter integer TICK1 HZ = 1 000,
 6 | parameter integer PWM HZ = 20 000
 7 1 ) (
8 input wire clk in,
 9 ! input wire rst n,
10 | output reg clk_1k,
11 | output reg clk pwm
12 i
13 ! );
14 | localparam integer DIV1H = (INPUT HZ/TICK1 HZ)/2;
15 | localparam integer DIVPMH = (INPUT HZ/PWM HZ)/2;
16 reg [$clog2(DIV1H):0] c1;
17 | reg [$clog2(DIVPMH):0] c2;
18 🖯 always @(posedge clk in or negedge rst n) begin
19 pif (!rst_n) begin c1 <= 0; clk_1k <= 0; c2 <= 0; clk_pwm <= 0; end
20 🖯 else begin
21 \bigcirc if (c1 == DIV1H-1) begin c1 <= 0; clk 1k <= ~clk 1k; end else c1 <=
22 \(\hat{c}\) c1+1;
23 pif (c2 == DIVPMH-1) begin c2 <= 0; clk_pwm <= ~clk_pwm; end else c2
24 \bigcirc <= c2+1;
25 🖨 end
26 🖒 end
27 🖨 endmodule
```

debounce onepulse.v

```
1 // debounce_onepulse.v
 2 | `timescale 1ns/1ps
 3 □ module debounce onepulse #(
 4 parameter integer STABLE TICKS = 20
 5 ! ) (
 6 | input wire clk,
 7 | input wire rst n,
 8 input wire din,
 9 ! output reg pulse
10 ¦ );
11 | reg d0, d1;
12 reg stable, stable q;
13 | reg [$clog2(STABLE TICKS+1)-1:0] cnt;
14 \bigcirc always @(posedge clk or negedge rst n) begin
15 | if (!rst n) begin d0<=0; d1<=0; end else begin d0<=din; d1<=d0; end
16 🖨 end
17 🖯 always @(posedge clk or negedge rst n) begin
18  if (!rst n) begin cnt<=0; stable<=0; end
19 🖯 else if (dl != stable) begin
20 \( \begin \) if (cnt==STABLE_TICKS) begin stable<=d1; cnt<=0; end
21
22
23 \(\hat{\text{else}}\) else cnt<=cnt+1;
24 \(\ho\) end else cnt<=0;
25 🖨 end
26 always @(posedge clk or negedge rst_n) begin
27 \(\bar{\pi}\) if (!rst n) begin stable q<=0; pulse<=0; end
28 \ominus else begin pulse <= (~stable q) & stable; stable q <= stable; end
29 🖨 end
30 🖒 endmodule
```

load fsm.v

```
1 ± // load_fsm.v
 2 ! `timescale 1ns/1ps
 3 | module load fsm(
 4 input wire clk,
 5 ! input wire rst n,
 6 ! input wire load pulse,
 7 | output reg [1:0] slot,
 8 | output wire [3:0] slot onehot,
   output reg wr res, wr r, wr g, wr b
 9
10 ;
11 | assign slot onehot = 4'b0001 << slot;
12 always @(posedge clk or negedge rst_n) begin
13 | if (!rst_n) slot <= 2'd0;
14 | else if (load_pulse) slot <= slot + 2'd1;
15 | end
16 ' always @* begin
17 | wr res = 0; wr r = 0; wr g = 0; wr b = 0;
   case (slot)
18
   2'd0: wr res = load pulse;
19
20 ! 2'd1: wr r = load pulse;
21 | 2'd2: wr g = load pulse;
22 | 2'd3: wr b = load pulse;
23 | endcase
24 ' end
25 | endmodule
```

pwm core.v

```
// pwm core.v
 `timescale 1ns/1ps
 module pwm core(
 input wire clk,
 input wire rst n,
 input wire [7:0] period,
 input wire [7:0] duty_r, duty_g, duty_b,
 output reg pwm_r, pwm_g, pwm_b
 );
 wire [8:0] eff period = {1'b0, period} + 9'd1;
 function [8:0] clamp9(input [7:0] d);
 clamp9 = ( \{1'b0,d\} \ge eff period ) ? (eff period - 9'd1) : \{1'b0,d\};
 endfunction
 reg [8:0] cnt;
 always @(posedge clk or negedge rst n) begin
 if (!rst n) cnt <= 0;
 else if (cnt == eff period - 1) cnt <= 0;
 else cnt <= cnt + 1;
 end
 always @(posedge clk or negedge rst n) begin
 if (!rst_n) {pwm_r, pwm_g, pwm_b} <= 0;</pre>
 else begin
 pwm r <= (cnt < clamp9(duty r));</pre>
 pwm g <= (cnt < clamp9(duty g));</pre>
 pwm b <= (cnt < clamp9(duty b));</pre>
 end
 end
 endmodule
```

rgb led driver.v

```
1 : // rgb led driver.v
2 | `timescale 1ns/1ps
4 input wire pwm_r, pwm_g, pwm_b,
5 output wire led r, led g, led b
6 ¦ );
7 ¦ generate
8 if (ACTIVE LOW) begin
9 ! assign led r = ~pwm_r;
10 | assign led g = ~pwm g;
11 assign led b = ~pwm b;
12 🖯 end else begin
13 | assign led_r = pwm_r;
14 | assign led g = pwm g;
15 assign led b = pwm b;
16   end
17 ! endgenerate
18 endmodule
```

Testbench Waveform:



<u>Utilization/Implementation:</u>

Name 1	Slice LUTs (63400)	Slice Registers (126800)	Slice (15850)	LUT as Logic (63400)	Bonded IOB (210)	BUFGCTRL (32)
∨ N top_lab8	113	152	68	113	18	3
u_pwm (pwm_core)	64	12	27	64	0	0

Power




CLK IN → Clock Divider CLK_PWMCLK_1K Btnr → Debounce One-Pulse PWM Register Store Values RES, R, G, B Store Values SW → wr_g, wr_r, wr_b

RGB LED Driver (ACTIVE LOW = 0)

Block Diagram

Schematic:



Board:



Short reflection on 4-slot loading and RES + 1:

In this lab, we used a 4-slot loading system to store separate 8-bit values for the PWM resolution (RES) and red, green, and blue duty cycles (R, G, B). Here we have the load finite state machine (FSM) select each slot in sequence, and when pressing the LOAD button while there is a value on sw[7:0] loads that value into the active slot. Here, Slot 0 holds the RES value, which determines the PWM period, and slots 1 through 3 hold the R, G, and B duty cycle values. Then the PWM core counts from 0 to RES + 1, so the actual period is one clock cycle longer than the value of the RES register. This enables a RES value of 0xFF to produce a full-scale 256-step PWM cycle.

Contributions:

Jared Mocling (50%) - board demo, reflection, report Kevin Tang (50%)- testbench screenshots, running the simulation, report