Lab 5 3300L.E01

BCD Up/Down Counter on 7-Segment Display

Group U
Justin Herrera - Pandarb004
Nathan Rahbar - 9athan

Design

Constraints

For Lab 4, our team implemented the 7 segment displays on the Nexys A7, which were controlled through switches. We had a constraints file in which we initialized our switches, buttons, LEDs, and 7 segment displays.

```
## Clock signal
set_property -dict { PACKAGE PIN E3
                                       IOSTANDARD LVCMOS33 } [get_ports { CLK }];
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {CLK}];
## Switches
set_property -dict { PACKAGE PIN J15
                                       IOSTANDARD LVCMOS33 } [get_ports {
                                                                           SW[0] }];
set_property -dict {
                     PACKAGE_PIN L16
                                                                           SW[1] }];
                                       IOSTANDARD LVCMOS33
                                                              [get_ports
set_property -dict {
                                                                           SW[2] }];
                     PACKAGE_PIN M13
                                       IOSTANDARD LVCMOS33
                                                              [get_ports
                                       IOSTANDARD LVCMOS33 }
                                                             [get_ports
                                                                           SW[3] }];
set property -dict {
                     PACKAGE PIN R15
set property -dict { PACKAGE PIN R17
                                       IOSTANDARD LVCMOS33 } [get ports { SW[4] }];
## LEDs
set_property -dict { PACKAGE_PIN H17
                                       IOSTANDARD LVCMOS33 } [get_ports { LED[0] }];
                                                                           LED[1]
set_property -dict {
                     PACKAGE PIN K15
                                       IOSTANDARD LVCMOS33
                                                              [get_ports
set_property -dict {
                     PACKAGE PIN J13
                                       IOSTANDARD LVCMOS33
                                                                           LED[2]
                                                              [get_ports
set_property -dict { PACKAGE_PIN N14
                                       IOSTANDARD LVCMOS33 }
                                                                          LED[3]
                                                             [get_ports
set_property -dict { PACKAGE PIN R18
                                                                          LED[4] }];
                                       IOSTANDARD LVCMOS33 }
                                                              [get_ports
set property -dict { PACKAGE PIN V17
                                       IOSTANDARD LVCMOS33 }
                                                                           LED[5] }];
                                                              [get_ports
set_property -dict { PACKAGE_PIN U17
                                       IOSTANDARD LVCMOS33 }
                                                                           LED[6]
                                                              [get_ports
set_property -dict { PACKAGE_PIN U16
                                                                           LED[7]
                                       IOSTANDARD LVCMOS33
                                                              [get ports
set property -dict {
                                                                           LED[8]
                     PACKAGE PIN V16
                                       IOSTANDARD LVCMOS33
                                                             [get_ports
set_property -dict {
                                                                           LED[9] }];
                     PACKAGE_PIN T15
                                       IOSTANDARD LVCMOS33
                                                             [get_ports
set_property -dict { PACKAGE_PIN U14
                                       IOSTANDARD LVCMOS33
                                                             [get_ports
                                                                          LED[10] }];
set_property -dict { PACKAGE_PIN T16
                                       IOSTANDARD LVCMOS33 }
                                                              [get_ports
                                                                           LED[11] }];
set property -dict { PACKAGE PIN V15
                                       IOSTANDARD LVCMOS33 }
                                                             [get ports
                                                                           LED[12] }];
```

```
## 7-Segment Display (Critical Updates)
# Segment lines
set_property -dict { PACKAGE_PIN T10
                                                            IOSTANDARD LVCMOS33 } [get_ports { SEG[0] }];
set_property -dict { PACKAGE_PIN R10 set_property -dict { PACKAGE_PIN K16 set_property -dict { PACKAGE_PIN K13
                                                           IOSTANDARD LVCMOS33 } [get_ports { SEG[1] }];
IOSTANDARD LVCMOS33 } [get_ports { SEG[2] }];
IOSTANDARD LVCMOS33 } [get_ports { SEG[3] }];
                                                                                                                 SEG[2] }];
                                                                                                                 SEG[3] }];
SEG[4] }];
SEG[5] }];
set_property -dict { PACKAGE_PIN P15
                                                                                              [get_ports {
                                                           IOSTANDARD LVCMOS33 }
set_property -dict { PACKAGE_PIN T11
                                                                                             [get_ports {
                                                            IOSTANDARD LVCMOS33 }
set_property -dict { PACKAGE_PIN L18
                                                            IOSTANDARD LVCMOS33 } [get_ports { SEG[6] }];
# Anode lines - NOW CONTROLLING ALL DIGITS
set_property -dict { PACKAGE_PIN 317
set_property -dict { PACKAGE_PIN 318
set_property -dict { PACKAGE_PIN 79
set_property -dict { PACKAGE_PIN 314
set_property -dict { PACKAGE_PIN 714
set_property -dict { PACKAGE_PIN 114
set_property -dict { PACKAGE_PIN 113
                                                                                                                 AN[1] }];
AN[2] }];
                                                            IOSTANDARD LVCMOS33 }
                                                                                              [get_ports
                                                            IOSTANDARD LVCMOS33 }
                                                                                              [get_ports {
                                                           IOSTANDARD LVCMOS33 } [get_ports { AN[2] }];
IOSTANDARD LVCMOS33 } [get_ports { AN[3] }];
IOSTANDARD LVCMOS33 } [get_ports { AN[4] }];
IOSTANDARD LVCMOS33 } [get_ports { AN[5] }];
IOSTANDARD LVCMOS33 } [get_ports { AN[6] }];
IOSTANDARD LVCMOS33 } [get_ports { AN[7] }]; # Leftmost digit
set_property -dict { PACKAGE_PIN U13
## Buttons
set_property -dict { PACKAGE_PIN N17
                                                            IOSTANDARD LVCMOS33 } [get_ports { BTN0 }];
set_property -dict { PACKAGE_PIN M18
                                                            IOSTANDARD LVCMOS33 } [get_ports { BTN1 }];
```

Driver Module


Testbench

Name	Value	174,995 ps	174,996 ps	174,997 ps	174,998 ps	174,999 ps	175,0
> W cnt[31:0]	55555555			5555555			
> W sel[4:0]	00			00			
l⊌ clk_out	1						


Test Bench Code

Our test bench is used to test the driver module.

Implementation



Resource	Utilization	Available	Utilization %
LUT	25	63400	0.04
FF	56	126800	0.04
IO	30	210	14.29



In our implementation, we were able to analyze utilization and see our Flip Flop and LUT counts. This is a simple design, so utilization was not particularly high. We do see 95% of power utilization comes from I/O, which makes sense because we use all switches.

Contributions

Justin - Testbench, Report. - 50% Nathan - Driver Module, Constraints. - 50%

Demo

https://youtu.be/rcLzSD2aFzM