

Julio Flores (ID# : 016326856)
Victor Perez (ID# : 016196050)

Group I

Session E02

Lab 5

BCD up/down counter on 7-segment display
Monday

JULY 21, 2025

ECE 3300L

Summer 2025

Objective:

The objective of this lab is to design and implement a two-digit BCD up/down counter using Verilog-HDL. The design incorporates a 32-bit clock divider and a 32×1 multiplexer to enable five selectable counting speeds via slide switches. The counter's direction is controlled by BTN1, while BTN0 is used for asynchronous reset. The output is displayed on a dual-digit 7-segment display using multiplexing techniques. The final design is simulated, synthesized, programmed, and tested on the Nexys A7 FPGA board.

Design(Code):

- This block of code assigns the counter and selectors as inputs and then the clk as the output

```
23 | module mux32x1(  
24 |     input [31:0] cnt,  
25 |     input [4:0] sel,  
26 |     output clk_out  
27 | );  
28 |     assign clk_out = cnt[sel];  
29 | endmodule  
30 |
```

- The seg7_scan module initialized the inputs and outputs.
- The case statement activates the first and second digit on the seven segment display
- The second case statement choose what number to display based on the input

```

23 module seg7_scan(
24     input clk,
25     input [3:0] digit1,
26     input [3:0] digit0,
27     output reg [7:0] AN,
28     output reg [6:0] SEG
29 );
30
31     reg [15:0] refresh_counter = 0;
32     wire sel;
33     reg [3:0] current_digit;
34
35     always @(posedge clk) begin
36         refresh_counter <= refresh_counter + 1;
37     end
38
39     assign sel = refresh_counter[15];
40
41
42
43     always @(*) begin
44         case (sel)
45             1'b0: begin
46                 AN <= 8'b11111110; // Activate digit0
47                 SEG <= seg_decoder(digit0);
48             end
49             1'b1: begin
50                 AN <= 8'b11111101; // Activate digit1
51                 SEG <= seg_decoder(digit1);
52             end
53         endcase
54     end
55
56     function [6:0] seg_decoder;
57     input [3:0] num;
58     case (num)
59         4'd0: seg_decoder = 7'b1000000;
60         4'd1: seg_decoder = 7'b1111001;
61         4'd2: seg_decoder = 7'b0100100;
62         4'd3: seg_decoder = 7'b0110000;
63         4'd4: seg_decoder = 7'b0011001;
64         4'd5: seg_decoder = 7'b0010010;
65         4'd6: seg_decoder = 7'b0000010;
66         4'd7: seg_decoder = 7'b1111000;
67         4'd8: seg_decoder = 7'b0000000;
68         4'd9: seg_decoder = 7'b0010000;
69         default: seg_decoder = 7'b1111111; // off
70     endcase
71 endfunction
72
73 endmodule
74

```

- initializes the clock as a 32 bit counter .

```

23 module clock_divider(
24     input clk,
25     output reg [31:0] cnt
26 );
27     always @(posedge clk)
28         cnt <= cnt + 1;
29 endmodule
30

```

- This block of code initializes the up and down counter for the display.
- Reset button is active low to count down and if pressed, digits count up.
- If-else loop utilized to count from 0-9(up) or 9-0(down)

```

23 module bcd_up_down_counter(
24     input clk_out,
25     input rst_n,
26     input dir, // 1 for up, 0 for down
27     output reg [3:0] digit1, // tens
28     output reg [3:0] digit0 // units
29 );
30     always @(posedge clk_out or negedge rst_n) begin
31         if (!rst_n) begin
32             digit0 <= 0;
33             digit1 <= 0;
34         end else if (dir) begin
35             // Count Up
36             if (digit0 == 9) begin
37                 digit0 <= 0;
38                 if (digit1 == 9)
39                     digit1 <= 0;
40             else
41                 digit1 <= digit1 + 1;
42             end else begin
43                 digit0 <= digit0 + 1;
44             end
45         end else begin
46             // Count Down
47             if (digit0 == 0) begin
48                 digit0 <= 9;
49                 if (digit1 == 0)
50                     digit1 <= 9;
51             else
52                 digit1 <= digit1 - 1;
53             end else begin
54                 digit0 <= digit0 - 1;
55             end
56         end
57     end
58 endmodule
59
60

```

- Assigns every input and output needed for entire project
- Main module to call all the functions.


```

23 module top_lab5(
24     input CLK,
25     input [4:0] SW,
26     input [1:0] BTN,
27     output [7:0] AN,
28     output [6:0] SEG,
29     output [12:0] LED
30 );
31
32     wire [31:0] cnt;
33     wire clk_out;
34     wire [3:0] digit0, digit1;
35
36     assign rst_n = ~BTN[0];
37
38     // Instantiate clock divider
39     clock_divider cd (
40         .clk(CLK),
41         .cnt(cnt)
42     );
43
44     // Instantiate Mux
45     mux32x1 mux (
46         .cnt(cnt),
47         .sel(SW),
48         .clk_out(clk_out)
49     );
50
51     // Instantiate BCD counter
52     bcd_up_down_counter bcd (
53         .clk_out(clk_out),
54         .rst_n(rst_n),
55         .dir(BTN[1]),
56         .digit0(digit0),
57         .digit1(digit1)
58     );
59
60     // Instantiate 7-segment scan
61     seg7_scan scan (
62         .clk(CLK),
63         .digit0(digit0),
64         .digit1(digit1),
65         .AN(AN),
66         .SEG(SEG)
67     );
68
69     assign LED[8:5] = digit0;
70     assign LED[12:9] = digit1;
71     assign LED[4:0] = SW;
72
73 endmodule

```


Testbench and Waveform:

Mux32x1_tb




- Shows the clk_out equivalent to the counter

Clock_divider_tb



- Shows an increment in binary form up to 32 bits.


BCD_up_down_counter_tb



- Digit 0 counts up to 9, once at 9, digit 1 is active and digit 0 resets to 0 to create the number 10.

- At 20, digit 0 counts down from 9-0, at 0 digit 1 is decreased to 0 again to create single value numbers.

Seg7_scan_tb



- Digit 0 and 1 are set as 2 and 5
- AN connects the 7 seg display to either digit 0 or 1, in this case it is connected to digit 0
- To connect to digit 1, AN must be 0b10111111
- The 7 seg display is showing the number 5 from digit 0.

Implementation:

1. Slice Logic

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	28	0	0	63400	0.04
LUT as Logic	28	0	0	63400	0.04
LUT as Memory	0	0	0	19000	0.00
Slice Registers	56	0	0	126800	0.04
Register as Flip Flop	56	0	0	126800	0.04
Register as Latch	0	0	0	126800	0.00
F7 Muxes	4	0	0	31700	0.01
F8 Muxes	0	0	0	15850	0.00

Contributions:

Julio Flores: 50% - Verilog Code (seg7_scan, top_lab5, testbench for these modules) and report

Victor Perez : 50% - Verilog Code (mux, clk divider, and bcd counter modules, testbench for these modules) and report

Reflection:

This lab provided valuable hands-on experience in digital design using Verilog-HDL, reinforcing concepts such as clock division, control logic, and display multiplexing. Implementing the up/down counter with selectable speed and directional control shows the fundamentals of synchronous circuit design and hardware implementation. Finally implementing the project on the physical board and simulating it in the testbench shows the functionality of this design.