Julio Flores (ID# : 016326856) Victor Perez (ID# : 016196050)

Group I

Session E02

Lab 5

BCD up/down counter on 7-segment display Monday

JULY 21, 2025

ECE 3300L

Summer 2025

Objective:

The objective of this lab is to design and implement a two-digit BCD up/down counter using Verilog-HDL. The design incorporates a 32-bit clock divider and a 32×1 multiplexer to enable five selectable counting speeds via slide switches. The counter's direction is controlled by BTN1, while BTN0 is used for asynchronous reset. The output is displayed on a dual-digit 7-segment display using multiplexing techniques. The final design is simulated, synthesized, programmed, and tested on the Nexys A7 FPGA board.

Design(Code):

- This block of code assigns the counter and selectors as inputs and then the clk as the output

```
23     module mux32x1(
24          input [31:0] cnt,
25          input [4:0] sel,
26          output clk_out
27     );
28          assign clk_out = cnt[sel];
29          endmodule
30
```

- The seg7 scan module initialized the inputs and outputs.
- The case statement activates the first and second digit on the seven segment display
- The second case statement choose what number to display based on the input

```
23 | module seg7_scan(
24
        input clk,
25
        input [3:0] digit1,
26
        input [3:0] digit0,
27
        output reg [7:0] AN,
28
        output reg [6:0] SEG
29 ;
30
        reg [15:0] refresh counter = 0;
31
32
        wire sel;
        reg [3:0] current_digit;
33
34
35
        always @(posedge clk) begin
36
            refresh_counter <= refresh_counter + 1;</pre>
37
38
39 ¦
    assign sel = refresh counter[15];
40
41
42
43
        always @(*) begin
44
           case (sel)
               1'b0: begin
                   AN <= 8'b111111110; // Activate digit0
46
47
                    SEG <= seg_decoder(digit0);</pre>
48
                end
49
                   AN <= 8'b111111101; // Activate digit1
50
51
                    SEG <= seg_decoder(digit1);</pre>
52
                end
53 ¦
            endcase
54
       end
55
       function [6:0] seg_decoder;
56
57 ¦
         input [3:0] num;
58
           case (num)
59
                4'd0: seg_decoder = 7'b1000000;
               4'd1: seg_decoder = 7'b1111001;
60
61
               4'd2: seg_decoder = 7'b0100100;
               4'd3: seg_decoder = 7'b0110000;
62
63
                4'd4: seg_decoder = 7'b0011001;
               4'd5: seg_decoder = 7'b0010010;
64
65 ¦
               4'd6: seg_decoder = 7'b0000010;
66
                4'd7: seg_decoder = 7'b1111000;
67
                4'd8: seg_decoder = 7'b0000000;
                4'd9: seg_decoder = 7'b0010000;
68
69 ¦
                default: seg_decoder = 7'b1111111; // off
70
           endcase
71
        endfunction
72
73 ¦
    endmodule
74
```

- initializes the clock as a 32 bit counter.

```
module clock_divider(
input clk,

output reg [31:0] cnt

input clk,

output reg [31:0] cnt

cnt <= cnt + 1;

endmodule
```

- This block of code initializes the up and down counter for the display.
- Reset button is active low to count down and if pressed, digits count up.
- If-else loop utilized to count from 0-9(up) or 9-0(down)


```
23 module bcd_up_down_counter(
        input clk_out,
24
25
        input rst_n,
26
        input dir, // 1 for up, 0 for down
27
        output reg [3:0] digit1, // tens
        output reg [3:0] digit0 // units
28 !
29 | );
30
        always @(posedge clk_out or negedge rst_n) begin
if (!rst_n) begin
               digit0 <= 0;
32
33
               digit1 <= 0;
           end else if (dir) begin
34
35 |
              // Count Up
               if (digit0 == 9) begin
36
                  digit0 <= 0;
38
                   if (digit1 == 9)
                      digit1 <= 0;
39
40
41
                     digit1 <= digit1 + 1;
42
               end else begin
                  digit0 <= digit0 + 1;
43
44
               end
           end else begin
45
46
               // Count Down
               if (digit0 == 0) begin
47
                   digit0 <= 9;
49
                   if (digit1 == 0)
                      digit1 <= 9;
50
51
52
                      digit1 <= digit1 - 1;
53
               end else begin
54
                  digit0 <= digit0 - 1;
55
               end
56
57
       end
58 :
    endmodule
59
```

- Assigns every input and output needed for entire project
- Main module to call all the functions.

```
23 \ensuremath{\mbox{$\vee$}} module top_lab5(
24
      input CLK,
       input [4:0] SW,
26
      input [1:0] BTN,
27 ¦
      output [7:0] AN,
28
      output [6:0] SEG,
29
        output [12:0] LED
30 ;
31
32 :
        wire [31:0] cnt;
33 :
       wire clk_out;
       wire [3:0] digit0, digit1;
34 ¦
35
36
       assign rst n = \sim BTN[0];
37
38 ¦
       // Instantiate clock divider
      clock divider cd (
40
         .clk(CLK),
41 |
            .cnt(cnt)
42
      );
       // Instantiate Mux
44 !
      mux32x1 mux (
45 ¦
46
        .cnt(cnt),
        .sel(SW),
.clk_out(clk_out)
47
48 ¦
49 :
      );
50
51
        // Instantiate BCD counter
52 :
      bcd_up_down_counter bcd (
       .clk_out(clk_out),
53 ¦
          .rst_n(rst_n),
         .dir(BTN[1]),
55 ¦
          .digit0(digit0),
56 :
57
            .digit1(digit1)
      );
58 i
59
       // Instantiate 7-segment scan
60 :
      seg7 scan scan (
62
       .clk(CLK),
         .digit0(digit0),
63 ¦
65
            .AN(AN),
66 !
            .SEG(SEG)
67 ¦
      );
69
      assign LED[8:5] = digit0;
70
      assign LED[12:9] = digit1;
71
        assign LED[4:0] = SW;
72
73 🖒 endmodule
```


Testbench and Waveform:

Mux32x1_tb




- Shows the clk_out equivalent to the counter

Clock_divider_tb



- Shows an increment in binary form up to 32 bits.


BCD_up_down_counter_tb



- Digit 0 counts up to 9, once at 9, digit 1 is active and digit 0 resets to 0 to create the number 10.

- At 20, digit 0 counts down from 9-0, at 0 digit 1 is decreased to 0 again to create single value numbers.

 $Seg7_scan_tb$



- Digit 0 and 1 are set as 2 and 5
- AN connects the 7 seg display to either digit 0 or 1, in this case it is connected to digit 0
- To connect to digit 1, AN must be 0b10111111
- The 7 seg display is showing the number 5 from digit 0.

Implementation:

1. Slice Logic

| + | | +- | | +- | | +- | | + | | +- | | -+ |
|---|-----------------------|--------|----|----|---|----|------------|---|--------|----|------|----|
| İ | Site Type | | | | | | Prohibited | Ċ | | | | |
| Ī | Slice LUTs* | т- | 28 | | 0 | | 0 | Ţ | 63400 | T- | 0.04 | |
| | LUT as Logic | | 28 | | 0 | | 0 | I | 63400 | | 0.04 | |
| | LUT as Memory | I | 0 | Ī | 0 | | 0 | I | 19000 | | 0.00 | |
| - | Slice Registers | I | 56 | Ī | 0 | | 0 | Ī | 126800 | | 0.04 | I |
| - | Register as Flip Flop | I | 56 | Ī | 0 | | 0 | Ī | 126800 | | 0.04 | I |
| - | Register as Latch | I | 0 | Ī | 0 | | 0 | I | 126800 | | 0.00 | I |
| I | F7 Muxes | I | 4 | I | 0 | | 0 | I | 31700 | | 0.01 | I |
| - | F8 Muxes | I | 0 | Ī | 0 | | 0 | Ī | 15850 | | 0.00 | I |
| + | | +- | | +- | | +- | | + | | +- | | -+ |

Contributions:

Julio Flores: 50% - Verilog Code (seg7_scan, top_lab5, testbench for these modules) and report Victor Perez: 50% - Verilog Code (mux, clk divider, and bcd counter modules, testbench for these modules) and report

Reflection:

This lab provided valuable hands-on experience in digital design using Verilog-HDL, reinforcing concepts such as clock division, control logic, and display multiplexing. Implementing the up/down counter with selectable speed and directional control shows the fundamentals of synchronous circuit design and hardware implementation. Finally implementing the project on the physical board and simulating it in the testbench shows the functionality of this design.