ECE 3300L

Lab Report #4

Group E

Paul Kim (ID: 015236949)

Winson Zhu (ID: 016416790)

July 11, 2025

Design:


This lab uses the switches (SW[15:0]) as input and LEDs (LED[15:0]) to mirror their values. A Verilog source file (seg7_driver.v) is provided to control the 7-segment display through time-multiplexing. Each 4-bit chunk of the input is displayed as a corresponding hexadecimal digit.

Simulation:

We created a testbench file (seg7_driver_tb.v) to verify the design behavior. The test values used were: SW = 32'h1234ABCD, rst n = 1, clk = toggled at 10ns.

```
module seg7_driver_tb;
 // Inputs
 reg clk tb;
 reg rst n;
 reg [31:0] SW_tb;
  // Outputs
 wire [6:0] Cnode tb;
 wire [7:0] AN_tb;
 wire dp_tb;
  // Instantiate
 seg7_driver DUT (
   .clk(clk_tb),
    .rst_n(rst_n),
   .SW(SW tb),
   .Cnode (Cnode_tb),
    .AN(AN tb),
   .dp(dp_tb)
  // 100 MHz clock (10 ns period)
always #5 clk_tb = ~clk_tb;
 initial begin
   // Initialize signals
   clk_tb = 0;
   rst_n = 0;
   sw_tb = 32'h00000000;
   // Apply reset
   #20 rst_n = 1;
    // Apply switch input
   #10 sw_tb = 32'h1234ABCD;
    #100000; // 100 us
   $display("Simulation finished.");
endmodule
```

Waveform Screenshot:



Implementation:

+		+-		+-		+-		+		+-		-+
1	Site Type	İ	Used	İ	Fixed	İ	Prohibited	İ	Available	İ	Util%	 -
i	Slice LUTs*	i	14	i	0		0	Ė	63400		0.02	i
1	LUT as Logic		14		0	I	0	I	63400		0.02	1
-	LUT as Memory		0	Ī	0	Ī	0	I	19000		0.00	1
1	Slice Registers		20		0	Ī	0	Ī	126800		0.02	1
1	Register as Flip Flop		20		0	Ī	0	I	126800		0.02	1
1	Register as Latch	I	0		0	Ī	0	I	126800	I	0.00	Ī
1	F7 Muxes		0	Ī	0	Ī	0	I	31700		0.00	1
1	F8 Muxes	I	0	Ī	0	Ī	0	I	15850	I	0.00	Ī
+		+-		+-		+-		+		+-		-+

Contributions:

Paul Kim - Testbench, Simulation - 50% contribution

Winson Zhu - Implementation, Hardware Demo - 50% contribution