CALIFORNIA STATE POLYTECHNIC UNIVERSITY, POMONA COLLEGE OF ENGINEERING

LAB 4

Switch-to-7-Segment Display Interface ECE 3300L Summer 2025

Digital Circuit Design using Verilog

Professor Mohamed Aly

By: Clay Kim and Changwe Musonda

Objective

The goal of this lab was to develop a digital system that would convert entries in binary, hexadecimal, and decimal based on 4-bit switch inputs. As students, we'd evaluate these inputs to interpret which segment outputs were needed on a 7-segment display output. We would create structural Verilog modules and simulate them to ensure they operated correctly. In addition, we'd be interfacing with slide switches, LEDs, and the 8-digit 7-segment display from the FPGA (Nexys A7) board. We wanted to know more about digital logic design and hardware needs for proper interfacing.

Hardware Connections

Nexys A7-100T Kit

- Use SW[15:0] as input switches for the digits.
- Use LED[15:0] to mirror SW[15:0] states.
- Control the eight-digit 7-segment display using multiplexing

Verilog Code: seg7 driver.v

```
module seg7 driver(
  input clk,
  input rst n,
  input [15:0] SW,
  output reg [6:0] Cnode,
  output dp,
  output [7:0] AN,
  output [15:0] LED
  assign LED = SW[15:0];
  reg [19:0] tmp;
  reg [3:0] digit;
  assign dp = 1'b1;
  always@(digit)
    case(digit)
       4'd0: Cnode=7'b1000000; 4'd1: Cnode=7'b1111001; 4'd2: Cnode=7'b0100100;
       4'd3: Cnode=7'b0110000; 4'd4: Cnode=7'b0011001; 4'd5: Cnode=7'b0010010;
       4'd6: Cnode=7'b0000010; 4'd7: Cnode=7'b1111000; 4'd8: Cnode=7'b00000000;
       4'd9: Cnode=7'b0011000; 4'd10:Cnode=7'b0001000;4'd11:Cnode=7'b0000011;
       4'd12:Cnode=7'b1000110;4'd13:Cnode=7'b0100001;4'd14:Cnode=7'b0000110;
       4'd15:Cnode=7'b0001110;default: Cnode=7'b1000000;
```

```
endcase
  always@(posedge clk or negedge rst n)
    if(!rst n) tmp\leq=0;
    else tmp<=tmp+1;
  wire [2:0] s = tmp[19:17];
  always@(s, SW)
   case (s)
      3'd0:digit=SW[3:0]; 3'd1:digit=SW[7:4];
      3'd2:digit=SW[11:8]; 3'd3:digit=SW[15:12];
      default:digit=4'b0000;
    endcase
  reg [7:0] AN tmp;
  always@(s)
   case(s)
      3'd0:AN tmp=8'b11111110;3'd1:AN tmp=8'b11111101;
      3'd2:AN tmp=8'b11111011;3'd3:AN tmp=8'b11110111;
      3'd4:AN tmp=8'b11101111;3'd5:AN tmp=8'b11011111;
      3'd6:AN tmp=8'b10111111;3'd7:AN tmp=8'b01111111;
      default:AN tmp=8'b11111111;
    endcase
  assign AN=AN tmp;
endmodule
XDC Snippets
# Clock signal
      clk }]; #IO L12P T1 MRCC 35 Sch=clk100mhz
      create clock -add -name sys clk pin -period 10.00 -waveform {0.5} [get ports {clk}];
##Switches
      set property -dict { PACKAGE PIN J15 IOSTANDARD LVCMOS33 } [get ports {
```

SW[0] }]; #IO L24N T3 RS0 15 Sch=sw[0]

```
set property -dict { PACKAGE PIN L16 IOSTANDARD LVCMOS33 } [get ports {
SW[1] }]; #IO L3N T0 DQS EMCCLK 14 Sch=sw[1]
set property -dict { PACKAGE PIN M13 IOSTANDARD LVCMOS33 } [get ports {
SW[2] }]; #IO L6N T0 D08 VREF 14 Sch=sw[2]
set property -dict { PACKAGE PIN R15 | IOSTANDARD LVCMOS33 } [get ports {
SW[3] }]; #IO L13N T2 MRCC 14 Sch=sw[3]
set property -dict { PACKAGE PIN R17 IOSTANDARD LVCMOS33 } [get ports {
SW[4] \}]; #IO L12N T1 MRCC 14 Sch=sw[4]
set property -dict { PACKAGE PIN T18 IOSTANDARD LVCMOS33 } [get ports {
SW[5] \}]; #IO L7N T1 D10 14 Sch=sw[5]
set property -dict { PACKAGE PIN U18 IOSTANDARD LVCMOS33 } [get ports {
SW[6] }]; #IO L17N T2 A13 D29 14 Sch=sw[6]
set property -dict { PACKAGE PIN R13 | IOSTANDARD LVCMOS33 } [get ports {
SW[7] \}]; #IO L5N T0 D07 14 Sch=sw[7]
set property -dict { PACKAGE PIN T8 | IOSTANDARD LVCMOS18 } [get ports {
SW[8] }]; #IO L24N T3 34 Sch=sw[8]
set property -dict { PACKAGE PIN U8 IOSTANDARD LVCMOS18 } [get ports {
SW[9] \ ]; #IO 25 34 Sch=sw[9]
set property -dict { PACKAGE PIN R16 | IOSTANDARD LVCMOS33 } [get ports {
SW[10] \}]; #IO L15P T2 DQS RDWR B 14 Sch=sw[10]
set property -dict { PACKAGE PIN T13 IOSTANDARD LVCMOS33 } [get ports {
SW[11] }]; #IO L23P T3 A03 D19 14 Sch=sw[11]
SW[12] }]; #IO L24P T3 35 Sch=sw[12]
set property -dict { PACKAGE PIN U12 IOSTANDARD LVCMOS33 } [get ports {
SW[13] }]; #IO L20P T3 A08 D24 14 Sch=sw[13]
set property -dict { PACKAGE PIN U11 IOSTANDARD LVCMOS33 } [get ports {
SW[14] \}]; #IO L19N T3 A09 D25 VREF 14 Sch=sw[14]
set property -dict { PACKAGE PIN V10 IOSTANDARD LVCMOS33 } [get ports {
SW[15] }]; #IO L21P T3 DQS 14 Sch=sw[15]
```

leds

```
set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports {
LED[0] }]; #IO_L18P_T2_A24_15 Sch=led[0]
set_property -dict { PACKAGE_PIN K15 IOSTANDARD LVCMOS33 } [get_ports {
LED[1] }]; #IO_L24P_T3_RS1_15 Sch=led[1]
set_property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [get_ports {
LED[2] }]; #IO_L17N_T2_A25_15 Sch=led[2]
set_property -dict { PACKAGE_PIN N14 IOSTANDARD LVCMOS33 } [get_ports {
LED[3] }]; #IO_L8P_T1_D11_14 Sch=led[3]
```

```
set property -dict { PACKAGE PIN R18 IOSTANDARD LVCMOS33 } [get ports {
LED[4] }]; #IO L7P T1 D09 14 Sch=led[4]
set property -dict { PACKAGE PIN V17 IOSTANDARD LVCMOS33 } [get ports {
LED[5] }]; #IO L18N T2 A11 D27 14 Sch=led[5]
set property -dict { PACKAGE PIN U17 IOSTANDARD LVCMOS33 } [get ports {
LED[6] }]; #IO L17P T2 A14 D30 14 Sch=led[6]
set property -dict { PACKAGE PIN U16 IOSTANDARD LVCMOS33 } [get ports {
LED[7] \}; #IO L18P T2 A12 D28 14 Sch=led[7]
set property -dict { PACKAGE PIN V16 | IOSTANDARD LVCMOS33 } [get ports {
LED[8] \}; #IO L16N T2 A15 D31 14 Sch=led[8]
set property -dict { PACKAGE PIN T15 | IOSTANDARD LVCMOS33 } [get ports {
LED[9] }]; #IO L14N T2 SRCC 14 Sch=led[9]
set property -dict { PACKAGE PIN U14 IOSTANDARD LVCMOS33 } [get ports {
LED[10] }]; #IO L22P T3 A05 D21 14 Sch=led[10]
set property -dict { PACKAGE PIN T16 IOSTANDARD LVCMOS33 } [get ports {
LED[11] }]; #IO L15N T2 DQS DOUT CSO B 14 Sch=led[11]
set property -dict { PACKAGE PIN V15 | IOSTANDARD LVCMOS33 } [get ports {
LED[12] \}]; #IO L16P T2 CSI B 14 Sch=led[12]
set property -dict { PACKAGE PIN V14 | IOSTANDARD LVCMOS33 } [get ports {
LED[13] }]; #IO L22N T3 A04 D20 14 Sch=led[13]
set property -dict { PACKAGE PIN V12 | IOSTANDARD LVCMOS33 } [get ports {
LED[14] }]; #IO L20N T3 A07 D23 14 Sch=led[14]
set property -dict { PACKAGE PIN V11 IOSTANDARD LVCMOS33 } [get ports {
LED[15] }]; #IO L21N T3 DQS A06 D22 14 Sch=led[15]
#set property -dict { PACKAGE PIN R12 IOSTANDARD LVCMOS33 } [get ports {
led16 B }]; #IO L5P T0 D06 14 Sch=led16 b
#set property -dict { PACKAGE PIN M16 IOSTANDARD LVCMOS33 } [get ports {
led16 G \]; #IO L10P T1 D14 14 Sch=led16 g
#set property -dict { PACKAGE PIN N15 IOSTANDARD LVCMOS33 } [get ports {
led16 R \}]; #IO L11P T1 SRCC 14 Sch=led16 r
#set property -dict { PACKAGE PIN G14 IOSTANDARD LVCMOS33 } [get ports {
led17 B }]; #IO L15N T2 DQS ADV B 15 Sch=led17 b
#set property -dict { PACKAGE PIN R11 IOSTANDARD LVCMOS33 } [get ports {
led17 G \]; #IO 0 14 Sch=led17 g
#set property -dict { PACKAGE PIN N16 IOSTANDARD LVCMOS33 } [get ports {
led17 R }]; #IO L11N T1 SRCC 14 Sch=led17 r
```

#7 segment display

```
set_property -dict { PACKAGE_PIN T10 IOSTANDARD LVCMOS33 } [get_ports {
Cnode[0] }]; #IO L24N T3 A00 D16 14 Sch=ca
```


```
set property -dict { PACKAGE PIN R10 IOSTANDARD LVCMOS33 } [get ports {
Cnode[1] }]; #IO 25 14 Sch=cb
set property -dict { PACKAGE PIN K16 IOSTANDARD LVCMOS33 } [get ports {
Cnode[2] }]; #IO 25 15 Sch=cc
set property -dict { PACKAGE PIN K13 IOSTANDARD LVCMOS33 } [get ports {
Cnode[3] }]; #IO L17P T2 A26 15 Sch=cd
set property -dict { PACKAGE PIN P15 IOSTANDARD LVCMOS33 } [get ports {
Cnode[4] }]; #IO L13P T2 MRCC 14 Sch=ce
set property -dict { PACKAGE PIN T11 IOSTANDARD LVCMOS33 } [get ports {
Cnode[5] }]; #IO L19P T3 A10 D26 14 Sch=cf
set property -dict { PACKAGE PIN L18 IOSTANDARD LVCMOS33 } [get ports {
Cnode[6] }]; #IO L4P T0 D04 14 Sch=cg
set property -dict { PACKAGE PIN H15 IOSTANDARD LVCMOS33 } [get ports {
dp }]; #IO L19N T3 A21 VREF 15 Sch=dp
set property -dict { PACKAGE PIN J17 IOSTANDARD LVCMOS33 } [get ports {
AN[0] }]; #IO L23P T3 FOE B 15 Sch=an[0]
set property -dict { PACKAGE PIN J18 IOSTANDARD LVCMOS33 } [get ports {
AN[1] }]; #IO L23N T3 FWE B 15 Sch=an[1]
set property -dict { PACKAGE PIN T9 | IOSTANDARD LVCMOS33 } [get ports {
AN[2] }]; #IO L24P T3 A01 D17 14 Sch=an[2]
set property -dict { PACKAGE PIN J14 IOSTANDARD LVCMOS33 } [get ports {
AN[3] }]; #IO L19P T3 A22 15 Sch=an[3]
set property -dict { PACKAGE PIN P14 IOSTANDARD LVCMOS33 } [get ports {
AN[4] }]; #IO L8N T1 D12 14 Sch=an[4]
set property -dict { PACKAGE PIN T14 IOSTANDARD LVCMOS33 } [get ports {
AN[5] }]; #IO L14P T2 SRCC 14 Sch=an[5]
AN[6] }]; #IO L23P T3 35 Sch=an[6]
set property -dict { PACKAGE PIN U13 IOSTANDARD LVCMOS33 } [get ports {
AN[7] }]; #IO L23N T3 A02 D18 14 Sch=an[7]
```


<u>Testbench:</u> seg7_driver_tb.v

```
module seg7_driver_tb(
  );
  reg clk tb;
  reg rst n;
  reg [15:0] SW tb;
  wire [6:0] Cnode_tb;
  wire dp tb;
  wire [7:0] AN tb;
  seg7 driver uut (
    .clk(clk tb),
    .rst n(rst n),
    .SW(SW_tb),
    .Cnode(Cnode tb),
    .dp(dp_tb),
    .AN(AN_tb)
  );
  always #5 clk tb = \simclk tb;
  initial begin
    clk_tb = 0;
    rst n = 0;
    SW tb = 32'h000000000;
    #100 rst n = 1'b1;
    SW_tb = 32'hABCDEF09;
    #2000000;
    $display("Simulation ended.");
    $finish;
  end
endmodule
```

Synthesis and Implementation

Screenshots:





								1,000.000 ns
Name	Value	0.000 r		200.000 ns	400.000 ns	600.000 ns	800.000 ns	1,000.000 ns
↓ clk_tb	0							
¼ rst_n	1							
> W SW_tb[15:0]	ef09	0000	X		ef09			
∨ W Cnode_tb[6:0]	18	40	X		18			
T& [6]	0							
l₀ [5]	0							
la [4]	1							
™ [3]	1							
¹₀ [2]	0							
Ta [1]	0							
™ [0]	0							
le dp_tb	1							
∨ № AN_tb[7:0]	fe	fe						
lå [7]	1							
[6]	1							
¼ [5]	1							
Ta [4]	1							
Ta [3]	1							
Ta [2]	1							
la [1]	1							
₽ [0]	0							

Reflections

This lab was a perfect hands-on approach to experience what it would be like to convert from binary to decimal to hexadecimal with real-life hardware. The experience of knowing exactly how to implement and simulate the Verilog modules added to my experience learning structural HDL. Interfacing with the slide switches and the 7-segment display made me connect everything I'd learned in theory to the actual device. Ultimately this project solidified my skills regarding digital logic and integration with FPGA design. I'm much more comfortable handling hardware description languages for digital systems.