Lab 4 3300L.E01

Switch-to-7-Segment Display Interface on Nexys A7

Group U
Justin Herrera - Pandarb004
Nathan Rahbar - 9athan

Design

Constraints

For Lab 4, our team implemented the 7 segment displays on the Nexys A7, which were controlled through switches. We had a constraints file in which we initialized our switches, buttons, LEDs, and 7 segment displays.

```
## Clock signal
IOSTANDARD\ LVCMOS33\ \}\ [get\_ports\ \{\ clk\ \}];\ \#IO\_L12P\_T1\_MRCC\_35\ Sch=clk100mhz
##Switches
                                                                                                          [get_ports { SW[0] }]; #IO_L24N_T3_RSO_15 Sch=sw[0]

[get_ports { SW[1] }]; #IO_L3N_T0_D0S_EMCCLK_14 Sch=sw[1]

[get_ports { SW[2] }]; #IO_L13N_T0_D0S_VREF_L1 Sch=sw[2]

[get_ports { SW[2] }]; #IO_L13N_T2_MRCC_14 Sch=sw[3]

[get_ports { SW[4] }]; #IO_L13N_T1_MRCC_14 Sch=sw[4]

[get_ports { SW[5] }]; #IO_L17N_T1_D10_14 Sch=sw[5]

[get_ports { SW[6] }]; #IO_L5N_T0_D07_14 Sch=sw[6]

[get_ports { SW[7] }]; #IO_L5N_T0_D07_14 Sch=sw[7]

[get_ports { SW[7] }]; #IO_L24N_T3_34 Sch=sw[8]

[get_ports { SW[9] }]; #IO_L24N_T3_34 Sch=sw[9]

[get_ports { SW[10] }]; #IO_L5N_T0_D07_14 Sch=sw[10]

[get_ports { SW[10] }]; #IO_L5N_T0_D07_14 Sch=sw[10]

[get_ports { SW[11] }]; #IO_L5N_T3_A03_D19_14 Sch=sw[11]

[get_ports { SW[12] }]; #IO_L24P_T3_35 Sch=sw[12]

[get_ports { SW[13] }]; #IO_L24P_T3_A08_D24_14 Sch=sw[13]

[get_ports { SW[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]

[get_ports { SW[14] }]; #IO_L21P_T3_D0S_14 Sch=sw[15]
set property -dict {
                                    PACKAGE PIN J15
                                                                     IOSTANDARD LVCMOS33 }
                                     PACKAGE PIN L16
                                                                     IOSTANDARD LVCMOS33
set property -dict
                                     PACKAGE_PIN M13
PACKAGE_PIN R15
set_property -dict
                                                                     IOSTANDARD LVCMOS33
                                                                     TOSTANDARD LVCMOS33
set_property -dict
                                     PACKAGE_PIN R17
set_property -dict
                                                                     IOSTANDARD LVCMOS33
set_property -dict
                                     PACKAGE_PIN T18
                                                                     IOSTANDARD LVCMOS33
set_property -dict
                                     PACKAGE_PIN U18
                                                                     IOSTANDARD LVCMOS33
set_property -dict
                                     PACKAGE_PIN R13
                                                                     IOSTANDARD LVCMOS33
set property -dict
                                     PACKAGE PIN T8
                                                                     IOSTANDARD LVCMOS33
set_property -dict
                                     PACKAGE PIN U8
                                                                     IOSTANDARD LVCMOS33
                                     PACKAGE PIN R16
                                                                     IOSTANDARD LVCMOS33
set_property -dict
                                     PACKAGE_PIN T13
PACKAGE_PIN H6
set_property -dict
                                                                     TOSTANDARD LVCMOS33
set_property -dict
                                                                     IOSTANDARD LVCMOS33
 set_property -dict
                                     PACKAGE_PIN U12
                                                                     IOSTANDARD LVCMOS33
 set property -dict
                                     PACKAGE_PIN U11
                                                                     IOSTANDARD LVCMOS33
                                     PACKAGE_PIN V10
 set_property -dict {
                                                                     IOSTANDARD LVCMOS33
## LEDs
```

```
LED[0] }]; #IO_L18P_T2_A24_15 Sch=led[0]
LED[1] }]; #IO_L24P_T3_RS1_15 Sch=led[1]
LED[2] }]; #IO_L17N_T2_A25_15 Sch=led[2]
LED[3] }]; #IO_L8P_T1_D11_14 Sch=led[3]
LED[4] }]; #IO_L7P_T1_D09_14 Sch=led[4]
LED[5] }]; #IO_L18N_T2_A11_D27_14 Sch=led[5]
LED[6] }]; #IO_L17P_T2_A14_D30_14 Sch=led[6]
LED[7] }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
LED[8] }]; #IO_L16N_T2_A15_D31_14 Sch=led[8]
LED[9] }]; #IO_L14N_T2_SRCC_14 Sch=led[9]
LED[9] }]; #IO_L2P_T3_A05_D21_14 Sch=led[1]
set_property -dict { PACKAGE_PIN H17
                                                              IOSTANDARD LVCMOS33 }
                                                                                                 [get_ports {
set_property -dict
                                 PACKAGE_PIN K15
                                                              IOSTANDARD LVCMOS33
                                                                                                 [get_ports
set_property -dict
                                 PACKAGE PIN J13
                                                              IOSTANDARD LVCMOS33
                                                                                                 [get_ports
                                 PACKAGE_PIN N14
                                                              IOSTANDARD LVCMOS33
set_property -dict
                                                                                                 [get_ports
set_property -dict
                                 PACKAGE_PIN R18
                                                              IOSTANDARD LVCMOS33
                                                                                                 [get_ports
set_property -dict
                                 PACKAGE PIN V17
                                                              IOSTANDARD LVCMOS33
                                                                                                 [get_ports
                                 PACKAGE_PIN U17
                                                              IOSTANDARD LVCMOS33
                                                                                                 [get_ports
set_property -dict
set_property -dict
                                 PACKAGE PIN U16
                                                              IOSTANDARD LVCMOS33
                                                                                                 [get_ports
                                 PACKAGE_PIN V16
                                                              IOSTANDARD LVCMOS33
set_property -dict
                                                                                                 [get_ports
                                 PACKAGE_PIN T15
                                                              IOSTANDARD LVCMOS33
set_property -dict
                                                                                                 [get_ports
                                                                                                                    LED[10] }]; #IO_L14N_I2_SRCC_14 Sch=led[9]
LED[10] }]; #IO_L22P_T3_A05_D21_14 Sch=led[10]
LED[11] }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=led[11]
LED[12] }]; #IO_L16P_T2_CSI_B_14 Sch=led[12]
LED[13] }]; #IO_L22N_T3_A04_D20_14 Sch=led[13]
LED[14] }]; #IO_L20N_T3_A07_D23_14 Sch=led[14]
LED[15] }]; #IO_L21N_T3_DQS_A06_D22_14 Sch=led[15]
                                 PACKAGE_PIN U14
set_property -dict
                                                              IOSTANDARD LVCMOS33
                                                                                                 [get_ports
                                 PACKAGE_PIN T16
set_property -dict
                                                              IOSTANDARD LVCMOS33
                                                                                                 [get_ports
                                 PACKAGE_PIN V15
set_property -dict
                                                              IOSTANDARD LVCMOS33
                                                                                                 [get_ports
set property -dict
                                 PACKAGE PIN V14
                                                              IOSTANDARD LVCMOS33
                                                                                                 [get ports
set_property -dict
                                 PACKAGE_PIN V12
                                                              IOSTANDARD LVCMOS33
                                                                                                 [get_ports
                                                                                                 [get_ports {
set_property -dict {
                                 PACKAGE_PIN V11
                                                              IOSTANDARD LVCMOS33 }
#set_property -dict
                                   PACKAGE_PIN R12
                                                                IOSTANDARD LVCMOS33 }
                                                                                                                       LED16_B }]; #IO_L5P_T0_D06_14 Sch=led16_b
                                                                                                   [get ports
                                                                                                                      LED16_6 }]; #IO_L3P_T0_D00_T4 SCH=Led16_0
LED16_6 }]; #IO_L10P_T1_D14_14 Sch=led16_g
LED16_R }]; #IO_L11P_T1_SRCC_14 Sch=led16_r
LED17_B }]; #IO_L15N_T2_DQS_ADV_B_15 Sch=led17_b
LED17_G }]; #IO_0_14 Sch=led17_g
LED17_R }]; #IO_L11N_T1_SRCC_14 Sch=led17_r
                                   PACKAGE PIN M16
#set property -dict
                                                                IOSTANDARD LVCMOS33
                                                                                                   [get ports
#set_property -dict
                                   PACKAGE_PIN N15
                                                                IOSTANDARD LVCMOS33
                                                                                                   [get_ports
                                   PACKAGE PIN G14
                                                                IOSTANDARD LVCMOS33
#set property -dict
                                                                                                   [get ports
#set property -dict
                                   PACKAGE PIN R11
                                                                IOSTANDARD LVCMOS33
                                                                                                   [get_ports
                                  PACKAGE PIN N16
                                                                IOSTANDARD LVCMOS33
#set_property -dict
                                                                                                   [get_ports
```

```
##7 segment display
                                                               set_property -dict { PACKAGE_PIN T10
set_property -dict { PACKAGE_PIN R10
set_property -dict { PACKAGE_PIN K16
set_property -dict { PACKAGE_PIN K13
set_property -dict { PACKAGE_PIN P15
set_property -dict { PACKAGE_PIN T11
set_property -dict { PACKAGE_PIN L18
 set_property -dict { PACKAGE_PIN H15
                                                                IOSTANDARD LVCMOS33 } [get_ports { dp }]; #IO_L19N_T3_A21_VREF_15 Sch=dp
                                                                                                                         AN[0] }]; #IO_L23P_T3_F0E_B_15 Sch=an[0] AN[1] }]; #IO_L23N_T3_FWE_B_15 Sch=an[1]
 set_property -dict { PACKAGE_PIN J17
                                                                 IOSTANDARD LVCMOS33 }
                                                                                                    [get_ports {
                                                                IOSTANDARD LVCMOS33 }
                                                                                                    [get_ports {
set_property -dict { PACKAGE_PIN J18
set_property -dict { PACKAGE_PIN T9
set_property -dict { PACKAGE_PIN J14
                                                                                                                         AN[2] }]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
AN[3] }]; #IO_L14P_T3_A22_15 Sch=an[3]
AN[4] }]; #IO_L8N_T1_D12_14 Sch=an[4]
AN[5] }]; #IO_L14P_T2_SRCC_14 Sch=an[5]
AN[6] }]; #IO_L23P_T3_35 Sch=an[6]
                                                                                                    [get_ports {
                                                                IOSTANDARD LVCMOS33 }
                                                                IOSTANDARD LVCMOS33
                                                                                                    [get_ports {
                                                                IOSTANDARD LVCMOS33 }
                                                                                                    set_property -dict { PACKAGE_PIN_P14
set_property -dict { PACKAGE_PIN T14
set_property -dict { PACKAGE_PIN K2
set_property -dict { PACKAGE_PIN U13
                                                                IOSTANDARD LVCMOS33
                                                                 IOSTANDARD LVCMOS33 }
                                                                IOSTANDARD LVCMOS33 }
                                                                                                    [get_ports {
                                                                                                                         AN[7] }]; #IO_L23N_T3_A02_D18_14 Sch=an[7]
##Buttons
 set property -dict { PACKAGE PIN C12
                                                            IOSTANDARD LVCMOS33 } [get_ports { rst_n}]; #IO_L3P_T0_DQS_AD1P_15 Sch=cpu_resetn
#set_property -dict { PACKAGE_PIN N17
#set_property -dict { PACKAGE_PIN M18
#set_property -dict { PACKAGE_PIN M17
#set_property -dict { PACKAGE_PIN M17
#set_property -dict { PACKAGE_PIN M17
                                                              IOSTANDARD LVCMOS33 } [get_ports { BTNC }]; #IO_L9P_T1_DQS_14 Sch=btnc IOSTANDARD LVCMOS33 } [get_ports { BTNU }]; #IO_L4N_T0_D05_14 Sch=btnu IOSTANDARD LVCMOS33 } [get_ports { BTNL }]; #IO_L12P_T1_MRCC_14 Sch=btnl IOSTANDARD LVCMOS33 } [get_ports { BTNR }]; #IO_L10N_T1_D15_14 Sch=btnr IOSTANDARD LVCMOS33 } [get_ports { BTNR }]; #IO_L10N_T1_D15_14 Sch=btnr IOSTANDARD LVCMOS33 }
                                                              IOSTANDARD LVCMOS33 } [get ports { BTND }]; #IO L9N T1 DQS D13 14 Sch=btnd
 #set property -dict { PACKAGE PIN P18
```


In the constraints, we matched our switch, button, LED, and 7 segment names to what was provided in the lab report.

Driver Module

```
module seg7_driver(
                input clk,
                input rst_n,
                input [15:0] SW,
                output reg [6:0] Cnode,
                output dp,
                output [7:0] AN
                   );
                reg [19:0] tmp;
                reg [3:0] digit;
                assign LED = SW[15:0];
                assign dp = 1'b1;
always@(digit)
        case(digit)
            4'd0: Cnode=7'b0000001; 4'd1: Cnode=7'b1001111; 4'd2: Cnode=7'b0010010;
            4'd3: Cnode=7'b0000110; 4'd4: Cnode=7'b1001100; 4'd5: Cnode=7'b0100100;
            4'd6: Cnode=7'b0100000; 4'd7: Cnode=7'b0001111; 4'd8: Cnode=7'b00000000;
            4'd9: Cnode=7'b0001100; 4'd10:Cnode=7'b0001000;4'd11:Cnode=7'b1100000;
            4'd12:Cnode=7'b0110001;4'd13:Cnode=7'b1000010;4'd14:Cnode=7'b0110000;
        4'd15:Cnode=7'b0111000;default: Cnode=7'b1111111;
        endcase
always@(posedge clk or negedge rst_n)
    if(!rst_n) tmp<=0;
    else tmp<=tmp+1;
wire [2:0] s = tmp[19:17];
always@(s, SW)
    case (s)
        3'd0:digit=SW[3:0]; 3'd1:digit=SW[7:4];
        3'd2:digit=SW[11:8]; 3'd3:digit=SW[15:12];
        3'd4:digit=SW[3:0];3'd5:digit=SW[7:4];
        3'd6:digit=SW[11:8];3'd7:digit=SW[15:12];
        default:digit=4'b0000;
    endcase
reg [7:0] AN_tmp;
always@(s)
    case(s)
        3'd0:AN_tmp=8'b11111110;3'd1:AN_tmp=8'b111111101;
        3'd2:AN_tmp=8'b11111011;3'd3:AN_tmp=8'b11110111;
        3'd4:AN_tmp=8'b11101111;3'd5:AN_tmp=8'b11011111;
        3'd6:AN_tmp=8'b10111111;3'd7:AN_tmp=8'b01111111;
        default: AN tmp=8'b11111111;
    endcase
    assign AN=AN tmp;
endmodule
```

This is our driver module. We mirrored our LEDs to the switches and connected the 7 segments to the switches as well. We used Cnode to light the correct segment on the displays and later use multiplexing to ensure only 1 is pulled low at any time.

Testbench




Test Bench Code

```
`timescale 1ns / 1ps
module tb_seg7_driver;
reg clk;
reg rst_n;
reg [15:0] SW;
wire [6:0] Cnode;
wire dp;
wire [7:0] AN;
seg7_driver tb (
    .clk(clk),
    .rst_n(rst_n),
    .SW(SW),
    .Cnode(Cnode),
    .dp(dp),
    .AN(AN)
);
initial begin
    clk = 0;
    forever #5 clk = ~clk;
end
initial begin
    rst_n = 0;
    SW = 32'h12345678;
    #20 \text{ rst_n} = 1;
end
endmodule
```

Our test bench is used to test the driver module.

Implementation



Site Type	Ì	Used	İ	Fixed	ĺ	Prohibited	I	Available	l	Util%	İ
Slice LUTs*	i		i	0		0		63400		0.02	
LUT as Logic	1	14	1	0	I	0	I	63400	l	0.02	I
LUT as Memory	1	0	1	0	I	0	I	19000	I	0.00	I
Slice Registers	1	20	1	0	I	0	I	126800	l	0.02	I
Register as Flip Flop	1	20	I	0	I	0	Ī	126800	I	0.02	I
Register as Latch	1	0	1	0	I	0	I	126800	l	0.00	I
F7 Muxes	1	0	I	0	I	0	I	31700	l	0.00	I
F8 Muxes	I	0	I	0	I	0	I	15850	I	0.00	I

In our implementation, we were able to analyze utilization and see our Flip Flop and LUT counts. This is a simple design, so utilization was not particularly high. We do see 94% of power utilization comes from I/O, which makes sense because we use all switches while not relying on a clock to drive out design.

Contributions

Justin - Testbench, Report. - 50% Nathan - Driver Module, Constraints. - 50%

Demo

https://youtu.be/GW7D5OwQcKA