



Cal Poly
Pomona

College of Engineering

California Polytechnic State University, Pomona

ECE3300L

Experiment #2

GROUP K

Hoang, Dalton - 016062800

Siu, Andy - 016205137

June 23rd, 2025

Introduction: The purpose of this lab is to design and implement a 4-to-16 line decoder with an enable signal using Verilog HDL on the Digilent Nexys A7-100T FPGA development board. When the enable input is active, the decoder asserts one of the sixteen outputs corresponding to the 4-bit binary input. When the enable input is disabled, all outputs remain low.


Design (Initializing Gates):

```
22 |
23 | module decoder4x16_gate(
24 |     input [3:0] sw,      // sw[3:0] as input A
25 |     input sw4,          // sw[4] as Enable
26 |     output [15:0] led    // led[15:0] as Y
27 | );
28 |
29 |     assign led[0] = sw4 & ~sw[3] & ~sw[2] & ~sw[1] & ~sw[0];
30 |     assign led[1] = sw4 & ~sw[3] & ~sw[2] & ~sw[1] & sw[0];
31 |     assign led[2] = sw4 & ~sw[3] & ~sw[2] & sw[1] & ~sw[0];
32 |     assign led[3] = sw4 & ~sw[3] & ~sw[2] & sw[1] & sw[0];
33 |     assign led[4] = sw4 & ~sw[3] & sw[2] & ~sw[1] & ~sw[0];
34 |     assign led[5] = sw4 & ~sw[3] & sw[2] & ~sw[1] & sw[0];
35 |     assign led[6] = sw4 & ~sw[3] & sw[2] & sw[1] & ~sw[0];
36 |     assign led[7] = sw4 & ~sw[3] & sw[2] & sw[1] & sw[0];
37 |     assign led[8] = sw4 & sw[3] & ~sw[2] & ~sw[1] & ~sw[0];
38 |     assign led[9] = sw4 & sw[3] & ~sw[2] & ~sw[1] & sw[0];
39 |     assign led[10] = sw4 & sw[3] & ~sw[2] & sw[1] & ~sw[0];
40 |     assign led[11] = sw4 & sw[3] & ~sw[2] & sw[1] & sw[0];
41 |     assign led[12] = sw4 & sw[3] & sw[2] & ~sw[1] & ~sw[0];
42 |     assign led[13] = sw4 & sw[3] & sw[2] & ~sw[1] & sw[0];
43 |     assign led[14] = sw4 & sw[3] & sw[2] & sw[1] & ~sw[0];
44 |     assign led[15] = sw4 & sw[3] & sw[2] & sw[1] & sw[0];
45 |
46 | endmodule
47 |
```

Design (Encoder Behavior):

```
20 | ///////////////////////////////////////////////////////////////////
21 |
22 |
23 | module decoder4x16_behav(
24 |     input [3:0] sw,
25 |     input sw4,
26 |     output reg [15:0] led
27 | );
28 |
29 | always @(*) begin
30 |     led = 16'b0; // reset all outputs to 0
31 |     if (sw4) begin // only decode if enabled
32 |         case (sw)
33 |             4'b0000: led = 16'b0000_0000_0000_0001; //output 0
34 |             4'b0001: led = 16'b0000_0000_0000_0010; //output 1
35 |             4'b0010: led = 16'b0000_0000_0000_0100; //output 2
36 |             4'b0011: led = 16'b0000_0000_0000_1000; //output 3
37 |             4'b0100: led = 16'b0000_0000_0001_0000; //output 4
38 |             4'b0101: led = 16'b0000_0000_0010_0000; //output 5
39 |             4'b0110: led = 16'b0000_0000_0100_0000; //output 6
40 |             4'b0111: led = 16'b0000_0000_1000_0000; //output 7
41 |             4'b1000: led = 16'b0000_0001_0000_0000; //output 8
42 |             4'b1001: led = 16'b0000_0010_0000_0000; //output 9
43 |             4'b1010: led = 16'b0000_0100_0000_0000; //output 10
44 |             4'b1011: led = 16'b0000_1000_0000_0000; //output 11
45 |             4'b1100: led = 16'b0001_0000_0000_0000; //output 12
46 |             4'b1101: led = 16'b0010_0000_0000_0000; //output 13
47 |             4'b1110: led = 16'b0100_0000_0000_0000; //output 14
48 |             4'b1111: led = 16'b1000_0000_0000_0000; //output 15
49 |         endcase
50 |     end
51 | end
52 |
53 | endmodule
54 |
```

Simulation:



Implementation:

```
28
29 1. Slice Logic
30 -----
31
32 +-----+-----+-----+-----+-----+
33 | Site Type | Used | Fixed | Prohibited | Available | Util% |
34 +-----+-----+-----+-----+-----+
35 | Slice LUTs | 8 | 0 | 0 | 63400 | 0.01 |
36 | LUT as Logic | 8 | 0 | 0 | 63400 | 0.01 |
37 | LUT as Memory | 0 | 0 | 0 | 19000 | 0.00 |
38 | Slice Registers | 0 | 0 | 0 | 126800 | 0.00 |
39 | Register as Flip Flop | 0 | 0 | 0 | 126800 | 0.00 |
40 | Register as Latch | 0 | 0 | 0 | 126800 | 0.00 |
41 | F7 Muxes | 0 | 0 | 0 | 31700 | 0.00 |
42 | F8 Muxes | 0 | 0 | 0 | 15850 | 0.00 |
43 +-----+-----+-----+-----+-----+
44 * Warning! LUT value is adjusted to account for LUT combining.
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119 5. IO and GT Specific
120 -----
121
122 +-----+-----+-----+-----+-----+
123 | Site Type | Used | Fixed | Prohibited | Available | Util% |
124 +-----+-----+-----+-----+-----+
125 | Bonded IOB | 21 | 21 | 0 | 210 | 10.00 |
126 | IOB Master Pads | 8 | 8 | 0 | 80 | 10.00 |
127 | IOB Slave Pads | 13 | 13 | 0 | 130 | 10.00 |
128 | Bonded IPADs | 0 | 0 | 0 | 2 | 0.00 |
129 | PHY_CONTROL | 0 | 0 | 0 | 6 | 0.00 |
130 | PHASER_REF | 0 | 0 | 0 | 6 | 0.00 |
131 | OUT_FIFO | 0 | 0 | 0 | 24 | 0.00 |
132 | IN_FIFO | 0 | 0 | 0 | 24 | 0.00 |
133 | IDELAYCTRL | 0 | 0 | 0 | 6 | 0.00 |
134 | IBUFDS | 0 | 0 | 0 | 202 | 0.00 |
135 | PHASER_OUT/PHASER_OUT_PHY | 0 | 0 | 0 | 24 | 0.00 |
136 | PHASER_IN/PHASER_IN_PHY | 0 | 0 | 0 | 24 | 0.00 |
137 | IDELAYE2/IDELAYE2_FINEDELAY | 0 | 0 | 0 | 300 | 0.00 |
138 | ILOGIC | 0 | 0 | 0 | 210 | 0.00 |
139 | OLOGIC | 0 | 0 | 0 | 210 | 0.00 |
140 +-----+-----+-----+-----+-----+
141
```

General Information

Timer Settings

Design Timing Summary

Methodology Summary

Check Timing (0)

Intra-Clock Paths

Inter-Clock Paths

Other Path Groups

User Ignored Paths

Unconstrained Paths

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): inf	Worst Hold Slack (WHS): inf	Worst Pulse Width Slack (WPWS): NA
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): NA
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: NA
Total Number of Endpoints: 16	Total Number of Endpoints: 16	Total Number of Endpoints: NA

There are no user specified timing constraints.

Video Link: <https://youtube.com/shorts/Re0NGSusW10> (51 seconds)

Contributions:

Andy Siu: 50%

Dalton Hoang: 50%