### California Polytechnic State University, Pomona

Department of Electrical and Computer Engineering

Digital Circuit Design Using Verilog Laboratory ECE 3300L

Lab 1



# **Switch LED Interface**

By

Jetts Crittenden and Evan Tram

6/18/2025

### **Verilog Code:**

**Module Code:** 

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 06/15/2025 08:29:59 PM
// Design Name:
// Module Name: switch led interface
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module switch led interface(
   input wire [15:0] sw,
  output wire [15:0] led
   );
   assign led = sw;
endmodule
```

#### **Test Bench Code:**

```
module switch_led_interface_tb(
    );
    reg [15:0] switches;
   wire [15:0] light;
    switch_led_interface TB_TESTING (
        .sw(switches),
        .led(light)
        );
        initial
            begin
            switches = 16'd1;
            #20
            switches = 16'd2;
            #20
            switches = 16'd4;
            #20
            switches = 16'd8;
            #20
            switches = 16'd16;
            #20
            switches = 16'd32;
            #20
```

```
switches = 16'd64;
#20
switches = 16'd128;
#20
switches = 16'd256;
#20
switches = 16'd512;
#20
switches = 16'd1024;
#20
switches = 16'd2048;
#20
switches = 16'd4096;
#20
switches = 16'd8192;
#20
switches = 16'd16384;
#20
switches = 16'd32768;
```

```
#20
switches = 16'd65536;


$finish;
end
endmodule
```

### **XDC** snippet:

```
##Switches
set property -dict { PACKAGE PIN J15
                                       IOSTANDARD LVCMOS33 }
[get ports { sw[0] }]; #IO L24N T3 RS0 15 Sch=sw[0]
set property -dict { PACKAGE PIN L16
                                       IOSTANDARD LVCMOS33 }
[get_ports { sw[1] }]; #IO_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]
                                       IOSTANDARD LVCMOS33 }
set property -dict { PACKAGE PIN M13
[get_ports { sw[2] }]; #IO_L6N_T0_D08_VREF_14 Sch=sw[2]
set property -dict { PACKAGE PIN R15
                                       IOSTANDARD LVCMOS33 }
[get_ports { sw[3] }]; #IO_L13N_T2_MRCC_14 Sch=sw[3]
set property -dict { PACKAGE PIN R17
                                       IOSTANDARD LVCMOS33 }
[get_ports { sw[4] }]; #IO_L12N_T1_MRCC_14 Sch=sw[4]
set property -dict { PACKAGE PIN T18
                                       IOSTANDARD LVCMOS33 }
[get_ports { sw[5] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
set property -dict { PACKAGE PIN U18
                                       IOSTANDARD LVCMOS33 }
[get_ports { sw[6] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
set property -dict { PACKAGE PIN R13
                                       IOSTANDARD LVCMOS33 }
[get ports { sw[7] }]; #IO L5N T0 D07 14 Sch=sw[7]
set property -dict { PACKAGE PIN T8
                                       IOSTANDARD LVCMOS18 }
[get_ports { sw[8] }]; #IO_L24N T3 34 Sch=sw[8]
set property -dict { PACKAGE PIN U8
                                       IOSTANDARD LVCMOS18 }
[get ports { sw[9] }]; #IO 25 34 Sch=sw[9]
set_property -dict { PACKAGE_PIN R16
                                       IOSTANDARD LVCMOS33 }
[get ports { sw[10] }]; #IO L15P T2 DQS RDWR B 14 Sch=sw[10]
set_property -dict { PACKAGE_PIN T13
                                     IOSTANDARD LVCMOS33 }
[get ports { sw[11] }]; #IO L23P T3 A03 D19 14 Sch=sw[11]
set_property -dict { PACKAGE_PIN H6
                                     IOSTANDARD LVCMOS33 }
[get ports { sw[12] }]; #IO L24P T3 35 Sch=sw[12]
```

```
set_property -dict { PACKAGE_PIN U12
                                       IOSTANDARD LVCMOS33 }
[get ports { sw[13] }]; #IO L20P T3 A08 D24 14 Sch=sw[13]
set_property -dict { PACKAGE_PIN U11
                                       IOSTANDARD LVCMOS33 }
[get ports { sw[14] }]; #IO L19N T3 A09 D25 VREF 14 Sch=sw[14]
set property -dict { PACKAGE PIN V10
                                       IOSTANDARD LVCMOS33 }
[get ports { sw[15] }]; #IO L21P T3 DQS 14 Sch=sw[15]
## LEDs
set property -dict { PACKAGE PIN H17
                                       IOSTANDARD LVCMOS33 }
[get_ports { led[0] }]; #IO_L18P_T2_A24_15 Sch=led[0]
set property -dict { PACKAGE PIN K15
                                       IOSTANDARD LVCMOS33 }
[get_ports { led[1] }]; #IO_L24P_T3_RS1_15 Sch=led[1]
set property -dict { PACKAGE PIN J13
                                       IOSTANDARD LVCMOS33 }
[get ports { led[2] }]; #IO L17N T2 A25 15 Sch=led[2]
set_property -dict { PACKAGE_PIN N14
                                       IOSTANDARD LVCMOS33 }
[get ports { led[3] }]; #IO L8P T1 D11 14 Sch=led[3]
set_property -dict { PACKAGE_PIN R18
                                       IOSTANDARD LVCMOS33 }
[get ports { led[4] }]; #IO L7P T1 D09 14 Sch=led[4]
set property -dict { PACKAGE PIN V17
                                       IOSTANDARD LVCMOS33 }
[get ports { led[5] }]; #IO L18N T2 A11 D27 14 Sch=led[5]
set property -dict { PACKAGE PIN U17
                                       IOSTANDARD LVCMOS33 }
[get_ports { led[6] }]; #IO_L17P_T2_A14_D30_14 Sch=led[6]
set_property -dict { PACKAGE_PIN U16
                                       IOSTANDARD LVCMOS33 }
[get_ports { led[7] }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
set property -dict { PACKAGE PIN V16
                                       IOSTANDARD LVCMOS33 }
[get_ports { led[8] }]; #IO_L16N_T2_A15_D31_14 Sch=led[8]
set property -dict { PACKAGE PIN T15
                                       IOSTANDARD LVCMOS33 }
[get_ports { led[9] }]; #IO_L14N_T2_SRCC_14 Sch=led[9]
set property -dict { PACKAGE PIN U14
                                       IOSTANDARD LVCMOS33 }
[get_ports { led[10] }]; #IO_L22P_T3_A05_D21_14 Sch=led[10]
set property -dict { PACKAGE PIN T16
                                       IOSTANDARD LVCMOS33 }
[get_ports { led[11] }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=led[11]
set property -dict { PACKAGE PIN V15
                                       IOSTANDARD LVCMOS33 }
[get_ports { led[12] }]; #IO_L16P_T2_CSI_B_14 Sch=led[12]
set property -dict { PACKAGE PIN V14
                                       IOSTANDARD LVCMOS33 }
[get ports { led[13] }]; #IO L22N T3 A04 D20 14 Sch=led[13]
set_property -dict { PACKAGE PIN V12
                                       IOSTANDARD LVCMOS33 }
```

## Synthesis Screenshots (LUT & FF counts):



### 1. Slice Logic

+	-+-		+-		+		+		+		-+
Site Type	I	Used				Prohibited	ı				
Slice LUTs*	ï	0	Ī	0	I	0		63400		0.00	
LUT as Logic		0	I	0	I	0	I	63400	I	0.00	
LUT as Memory	1	0	I	0	I	0	I	19000	I	0.00	1
Slice Registers	1	0	I	0	I	0	I	126800	I	0.00	1
Register as Flip Flop	1	0	I	0	I	0	I	126800	I	0.00	1
Register as Latch	1	0	I	0	I	0	I	126800	I	0.00	1
F7 Muxes	1	0	I	0	I	0	I	31700	I	0.00	1
F8 Muxes	1	0	Ī	0	I	0	Ī	15850	I	0.00	1
+	-+-		+-		+		+		+		-+

LUTs: 0 used

FFs: 0 used

I/O ports: 32, 16 Inputs, 16 outputs

## Group video link:

https://youtu.be/MI8Awt-k5zA?si=hjOYX5ULnT2zMsoa

#### Reflections:

The following Lab demonstrated the basic principles of Verilog design, including simulation, synthesis, and implementation. This lab involved the basic understanding of modules, testbenches, and the XDC files corresponding to each development board. The design was a basic 16-input, 16-output design that allowed us to turn the corresponding LEDs on and off with the corresponding switches. While analysing the synthesized circuit, we understood that the design required no logic blocks aside from the input switches and output LEDs. This is why the utilization only shows bonded I/O being used, 32 total I/O, no flip-flops, and no logic gates. Overall, this lab was a success and gave us the confidence and know-how for future projects and labs.