

College of Engineering

California Polytechnic State University, Pomona

ECE3300L

Experiment #4

GROUP K Hoang, Dalton - 016062800 Siu, Andy - 016205137

July 10th, 2025

Introduction:

The purpose of this lab was to explore the process of interfacing digital inputs with a seven-segment display. The objective is to implement a switch-to-display system that translates 4-bit binary values from slide switches (SW[15:0]) into hexadecimal digits, displayed on the eight-digit seven-segment display. This involved designing and simulating structural Verilog modules such as decoders and multiplexers, as well as understanding how to control display outputs through multiplexing.

Design:

Topmodule.v: This top-level module instantiates seg7_driver.v and maps 16 input switches into a 32-bit pattern where each 4-bit group is duplicated to control two 7-segment digits.

```
21
22
23
     module topmodule(
         input clk,
25
         input rst n.
26
         input [15:0] SW,
27
        output [15:0] led,
28
         output [6:0] Cnode,
29
        output dp,
30
         output [7:0] AN
31
         );
32
33
         assign led = SW;
34
        wire [31:0] sw = {
35
36
           SW[15:12], // digit 8 (AN[7])
            SW[11:8], // digit 7 (AN[6])
            SW[7:4], // digit 6 (AN[5])
SW[3:0], // digit 5 (AN[4])
38
39
            SW[15:12], // digit 4 (AN[3])
40
41
             SW[11:8], // digit 3 (AN[2])
            SW[7:4], // digit 2 (AN[1])
SW[3:0] // digit 1 (AN[0])
42
43
44
46
         seg7_driver seg7_inst (
47
             .clk(clk).
48
             .rst_n(~rst_n),
49
             .SW(sw),
50
             .Cnode (Cnode),
51
              .dp(dp),
52
              .AN(AN)
53
         );
54
      endmodule
55
```

Seg7_driver.v: This module drives an 8-digit 7-segment display by time-multiplexing the active digit and decoding corresponding 4-bit values from a 32-bit input to show hexadecimal digits, with reset and clock control.

```
22 :
     `timescale lns / lps
23 - module seg7_driver(
24
         input clk,
25
       input rst_n,
26
         input [31:0] SW,
27
        output reg [6:0] Cnode,
28
         output dp,
29
         output [7:0] AN
30
        );
31
        reg [19:0] tmp;
32
        reg [3:0] digit;
33
34
        assign dp = 1'bl;
35
36 🖨
        always@(digit)
37 □
             case(digit)
                 4'd0: Cnode=7'b00000001; 4'd1: Cnode=7'b1001111; 4'd2: Cnode=7'b0010010;
38
39 !
                 4'd3: Cnode=7'b0000110; 4'd4: Cnode=7'b1001100; 4'd5: Cnode=7'b0100100;
                 4'd6: Cnode=7'b0100000; 4'd7: Cnode=7'b0001111; 4'd8: Cnode=7'b0000000;
40
                 4'd9: Cnode=7'b0001100; 4'd10:Cnode=7'b0001000;4'd11:Cnode=7'b1100000;
41
                 4'd12:Cnode=7'b0110001;4'd13:Cnode=7'b1000010;4'd14:Cnode=7'b0110000;
42
43
                 4'd15:Cnode=7'b0111000;default: Cnode=7'b11111111;
44 🗀
             endcase
45 🖯
         always@(posedge clk or negedge rst_n)
46 ⊖
             if(!rst_n) tmp<=0;
47 🖨
             else tmp<=tmp+1;
48 :
49
         wire [2:0] s = tmp[19:17];
50
51 🗇
        always@(s, SW)
52 🖨
             case (s)
53 :
                 3'd0:digit=SW[3:0]; 3'd1:digit=SW[7:4];
54
                 3'd2:digit=SW[11:8]; 3'd3:digit=SW[15:12];
                 3'd4:digit=SW[19:16];3'd5:digit=SW[23:20];
55
56
                 3'd6:digit=SW[27:24];3'd7:digit=SW[31:28];
57
                 default:digit=4'b00000;
```

```
endcase
58 🗀
59
60 ; reg [7:0] AN_tmp; 61  always@(s)
62 🖨
        case(s)
                3'd0:AN_tmp=8'b111111110;3'd1:AN_tmp=8'b111111101;
63
64
               3'd2:AN_tmp=8'b11111011;3'd3:AN_tmp=8'b11110111;
65 :
               3'd4:AN_tmp=8'b111011111;3'd5:AN_tmp=8'b110111111;
66
               3'd6:AN_tmp=8'b101111111;3'd7:AN_tmp=8'b011111111;
                default:AN_tmp=8'b11111111;
67
          endcase
68 🗀
69
70 :
        assign AN=AN tmp;
71 endmodule
```


Seg7constraint.xdc: This constraint file assigns specific physical FPGA pins to the logical ports defined in the top-level module. This file makes sure connections are correct between the board hardware (switches, LEDs, button, and 7-segment display) and the synthesized Verilog design.

```
13 set property -dict { PACKAGE_PIN J15 IOSTANDARD LVCMOS33 } [get ports { SW[0] }]; #IO L24N T3 RSO 15 Sch=sw[0]
 14 set property -dict { PACKAGE PIN L16 IOSTANDARD LVCMOS33 } [get ports { SW[1] }]; #IO L3N TO DQS EMCCLK 14 Sch=sw[1]
 15 set property -dict { PACKAGE_PIN M13 | IOSTANDARD LVCMOS33 } [get_ports { SW[2] }]; #IO_L6N_T0_D08_VREF_14_Sch=sw[2]  
16 set_property -dict { PACKAGE_PIN R15 | IOSTANDARD LVCMOS33 } [get_ports { SW[3] }]; #IO_L13N_T2_MRCC_14_Sch=sw[3]
 19 set property -dict { PACKAGE PIN U18 IOSTANDARD LVCMOS33 } [get ports { SW[6] }]; #IO L17N T2 A13 D29 14 Sch=sw[6]
 24 set property -dict { PACKAGE PIN T13 IOSTANDARD LVCMOS33 } [get ports { SW[11] }]; #IO L23P T3 A03 D19 14 Sch=sw[11]
 set_property -dict { PACKAGE_PIN Ull IOSTANDARD LVCMOS33 } [get_ports { SW[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
     set property -dict { PACKAGE_PIN V10 IOSTANDARD LVCMOS33 } [get ports { SW[15] }]; #IO L21P T3 DQS 14 Sch=sw[15]
 30
 31 : ## LEDs
 37 set property -dict { PACKAGE PIN R18 IOSTANDARD LVCMOS33 } [get ports { led[4] }]; #IO L7P T1 D09 14 Sch=led[4]
 38 set property -dict { PACKAGE PIN V17 IOSTANDARD LVCMOS33 } [get ports { led[5] }]; #IO L18N T2 A11 D27 14 Sch=led[5] 39 set property -dict { PACKAGE_PIN U17 IOSTANDARD LVCMOS33 } [get ports { led[6] }]; #IO L17P T2 A14 D30 14 Sch=led[6]
 40 set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS33 } [get_ports { led[7] }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
     set property -dict { PACKAGE PIN V16 IOSTANDARD LVCMOS33 } [get ports { led[8] }]; #IO L16N T2 A15 D31 14 Sch=led[8]
 42 | set_property -dict { PACKAGE_PIN T15 | IOSTANDARD LVCMOS33 } [get_ports { led[9] }]; #IO_L14N_T2_SRCC_14_Sch=led[9]
     set property -dict { PACKAGE_PIN U14 IOSTANDARD LVCMOS33 } [get_ports { led[10] }]; #IO_L22P_T3_A05_D21_14_Sch=led[10] set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCMOS33 } [get_ports { led[11] }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14_Sch=led[11]
 43
 45 set property -dict { PACKAGE_PIN V15 | IOSTANDARD LVCMOS33 } [get ports { led[12] }]; #IO L16P T2 CSI B 14 Sch=led[12]
 46 set property -dict { PACKAGE PIN V14 IOSTANDARD LVCMOS33 } [get ports { led[13] }]; #IO L22N T3 A04 D20 14 Sch=led[13]
 47 set property -dict { PACKAGE PIN V12 | IOSTANDARD LVCMOS33 } [get_ports { led[14] }]; #IO L20N T3 A07 D23 14 Sch=led[14]
 48 set property -dict { PACKAGE_PIN V11 IOSTANDARD LVCMOS33 } [get ports { led[15] }]; #IO L21N T3 DQS A06 D22 14 Sch=led[15]
58 ##7 segment display
59
61 set property -dict { PACKAGE PIN R10 IOSTANDARD LVCMOS33 } [get ports { Cnode[5] }]; #IO 25 14 Sch=cb
62 set property -dict { PACKAGE_PIN K16
                                       IOSTANDARD LVCMOS33 } [get_ports { Cnode[4] }]; #IO 25_15 Sch=cc
                                       IOSTANDARD LVCMOS33 } [get_ports { Cnode[3] }]; #IO_L17P_T2_A26_15 Sch=cd
63 set property -dict { PACKAGE PIN K13
64 set property -dict { PACKAGE_PIN P15
                                       IOSTANDARD LVCMOS33 } [get_ports { Cnode[2] }]; #IO_L13P_T2_MRCC_14 Sch=ce
   set_property -dict { PACKAGE_PIN Tll
                                       IOSTANDARD LVCMOS33 } [get ports { Cnode[1] }]; #IO L19P T3 A10 D26 14 Sch=cf
66 set property -dict { PACKAGE_PIN L18 | IOSTANDARD LVCMOS33 } [get_ports { Cnode[0] }]; #IO L4P TO D04 14 Sch=cg
67
68 | set_property -dict { PACKAGE_PIN H15 | IOSTANDARD LVCMOS33 } [get_ports { dp }]; #IO_L19N_T3_A21_VREF_15 Sch=dp
70 set property -dict { PACKAGE_PIN J17
                                       IOSTANDARD LVCMOS33 } [get ports { AN[0] }]; #IO L23P T3 FOE B 15 Sch=an[0]
71 set_property -dict { PACKAGE_PIN J18 IOSTANDARD LVCMOS33 } [get_ports { AN[1] }]; #IO_L23N_T3_FWE_B_15_Sch=an[1]
72 set property -dict { PACKAGE_PIN T9 | IOSTANDARD LVCMOS33 } [get ports { AN[2] }]; #IO L24P T3 A01 D17 14 Sch=at 73 | set_property -dict { PACKAGE_PIN J14 | IOSTANDARD LVCMOS33 } [get ports { AN[3] }]; #IO L19P T3 A22 15 Sch=an[3]
                                       IOSTANDARD LVCMOS33 } [get_ports { AN[2] }]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
74 set property -dict { PACKAGE_PIN P14 IOSTANDARD LVCMOS33 } [get ports { AN[4] }]; #IO L8N T1 D12 14 Sch=an[4]
75 set property -dict { PACKAGE_PIN T14 | IOSTANDARD LVCMOS33 } [get_ports { AN[5] }]; #IO_L14P_T2_SRCC_14_Sch=an[5] 
76 set_property -dict { PACKAGE_PIN K2 | IOSTANDARD LVCMOS33 } [get_ports { AN[6] }]; #IO_L23P_T3_35_Sch=an[6]
77 set property -dict { PACKAGE_PIN Ul3 IOSTANDARD LVCMOS33 } [get ports { AN [7] }]; #IO L23N T3 AO2 D18 14 Sch=an[7]
78
79
80 ##Buttons
81
82 | #set property -dict { PACKAGE PIN C12 | IOSTANDARD LVCMOS33 } [get ports { CPU RESETN }]; #IO L3P TO DQS AD1P 15 Sch=cpu resetn
84 set property -dict { PACKAGE PIN N17 IOSTANDARD LVCMOS33 } [get ports { rst n }]; #IO L9P T1 DQS 14 Sch=btnc
```

Simulation:


```
// Generate 100 MHz clock
always #5 clk = \simclk;
                                                // Testbench signals
initial begin
                                                reg clk;
  // Initialize signals
  clk = 0;
                                                reg rst n;
  rst n = 0;
                                                reg [15:0] SW;
  SW = 16'h0000;
                                                wire [15:0] led;
                                                wire [6:0] Cnode;
  // Reset pulse
  #50;
                                                wire dp;
  rst n = 1;
                                                wire [7:0] AN;
  // Cycle through test cases every 1 ms
                                                // Instantiate DUT
  SW = 16'h1234; // Test case 1
  #1 000 000;
                                                topmodule uut (
                                                   .clk(clk),
  SW = 16'hABCD; // Test case 2
                                                   .rst n(rst n),
  #1 000 000;
                                                   .SW(SW),
  SW = 16'hF2A1; // Test case 3
                                                   .led(led),
  #1 000 000;
                                                   .Cnode (Cnode),
                                                   .dp (dp),
  SW = 16'h0000; // All off
                                                   .AN(AN)
  #1 000 000;
                                                );
  SW = 16'h9876; // Test case 4
  #1 000 000;
  SW = 16'h_{5E0F}; // Test case 5
  #1 000 000;
  $stop; // End simulation
end
```

This Verilog testbench simulates the functionality of our topmodule source file by generating a 100 MHz clock and initializing input signals clk, rst_n, and SW. It applies a reset pulse shortly after the start of simulation and then sequentially assigns a series of predefined 16-bit values to the SW input every 1 millisecond to test different cases.



The waveform simulation confirms correct functionality of the topmodule for the Switch-to-7-Segment Display interface. The clock (clk) and reset (rst_n) signals initialize the system properly, and the switch input SW[15:0] is set to 0x1234, which is accurately mirrored on the led[15:0] output. The AN signal transitions from undefined to FE, activating digit 0, while the Cnode output displays the correct 7-segment pattern (0x4C) for the value 4 (from SW[3:0]). The decimal point (dp) remains off as expected. Overall, the waveform shows that the display controller is correctly decoding and multiplexing the switch inputs to the appropriate digit positions on the 7-segment display.

Implementation:




Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.126 W

Design Power Budget: Not Specified

Process: typical

Power Budget Margin: N/A



Video Link: https://www.youtube.com/watch?v=74gpJK-A0B4

Contributions:

Andy Siu: 50% verilog source files, demo, report

Dalton Hoang: 50% testbench, simulation, report