CALIFORNIA STATE POLYTECHNIC UNIVERSITY, POMONA COLLEGE OF ENGINEERING

LAB 2

4x16 Decoder Design on Nexys A7-100T FPGA ECE 3300L Summer 2025

Digital Circuit Design using Verilog

Professor Mohamed Aly

By: Clay Kim and Changwe Musonda

Objective

Design, simulate, and implement a 4-to-16 decoder with an enable input. Once enabled, exactly one of the 16 outputs goes HIGH based on the 4-bit input and when disabled, all outputs are LOW. This lab will allow us to practice structural coding, behavioral coding, writing a self-

checking testbench, reading Vivado's resource utilization, and documenting work clearly in a beginner friendly report.

Hardware Components

Nexys A7-100T Kit

- Inputs: SW3...SW0 \rightarrow 4-bit input A[3:0]
- Enable: SW4 \rightarrow enable signal E
- Outputs: LD0...LD15 \rightarrow 16-bit output Y[15:0]

Verilog Code

Gate-Level Implementation

```
module decoder4x16 gate(
  input wire [3:0] A,
  input E,
  output wire [15:0] Y
  );
  assign Y[0] = E\&\sim A[3]\&\sim A[2]\&\sim A[1]\&\sim A[0];
  assign Y[1] = E\&\sim A[3]\&\sim A[2]\&\sim A[1]\&A[0];
  assign Y[2] = E\&\sim A[3]\&\sim A[2]\&A[1]\&\sim A[0];
  assign Y[3] = E\&\sim A[3]\&\sim A[2]\&A[1]\&A[0];
  assign Y[4] = E\&\sim A[3]\&A[2]\&\sim A[1]\&\sim A[0];
  assign Y[5] = E\&\sim A[3]\&A[2]\&\sim A[1]\&A[0];
  assign Y[6] = E\&\sim A[3]\&A[2]\&A[1]\&\sim A[0];
  assign Y[7] = E\&\sim A[3]\&A[2]\&A[1]\&A[0];
  assign Y[8] = E&A[3]&\sim A[2]&\sim A[1]&\sim A[0];
  assign Y[9] = E&A[3]&\sim A[2]&\sim A[1]&A[0];
  assign Y[10] = E&A[3]&\sim A[2]&A[1]&\sim A[0];
  assign Y[11] = E&A[3]&\sim A[2]&A[1]&A[0];
  assign Y[12] = E&A[3]&A[2]&\sim A[1]&\sim A[0];
  assign Y[13] = E&A[3]&A[2]&\sim A[1]&A[0];
  assign Y[14] = E&A[3]&A[2]&A[1]&\sim A[0];
```

```
assign Y[15] = E&A[3]&A[2]&A[1]&A[0];
endmodule
```

Behavioral Implementation

```
module decoder4x16 behavioral(
  input wire[3:0] A,
  input E,
  output reg [15:0] Y
  );
  always @(*) begin
    if(E) begin //enable check
       case (A)
         4'h0: Y = 16'b0000 0000 0000 0001; //map first switch to first LED
         4'h1: Y = 16'b0000 0000 0000 0010; //map second switch to second LED
         4'h2: Y = 16'b0000 0000 0000 0100; //map third switch to third LED
         4'h3: Y = 16'b0000 0000 0000 1000; //map fourth switch to fourth LED
         4'h4: Y = 16'b0000_0000_0001_0000; //map fifth switch to fifth LED
         4'h5: Y = 16'b0000_0000_0010_0000; //map sixth switch to sixth LED
         4'h6: Y = 16'b0000_0000_0100_0000; //map seventh switch to seventh LED
         4'h7: Y = 16'b0000 0000 1000 0000; //map eighth switch to eighth LED
         4'h8: Y = 16'b0000 0001 0000 0000; //map ninth switch to ninth LED
         4'h9: Y = 16'b0000 0010 0000 0000; //map tenth switch to tenth LED
         4'hA: Y = 16'b0000 0100 0000 0000; //map eleventh switch to eleventh LED
         4'hB: Y = 16'b0000 1000 0000 0000; //map twelvth switch to twelvth LED
         4'hC: Y = 16'b0001 0000 0000_0000; //map thirteenth switch to thirteenth LED
         4'hD: Y = 16'b0010 0000 0000 0000; //map fourteenth switch to fourteenth LED
         4'hE: Y = 16'b0100 0000 0000 0000; //map fifthteenth switch to fifthteenth LED
         4'hF: Y = 16'b1000 0000 0000 0000; //map sixteenth switch to sixteenth LED
       endcase
    end
    else begin
```

```
Y = 16 \text{'h0; //reset} end end endmodule
```

Testbench

```
module tb_decoder4x16(
  );
  reg [3:0] A;
  reg E;
  wire [15:0] Y;
  integer i;
  decoder4x16\_gate\ TB\_TESTING(.A(A),\ .Y(Y),\ .E(E));
  reg [15:0] expectedY [0:15];
  initial begin
     expectedY[0] = 16\text{'h}0001;
     expectedY[1] = 16'h0002;
     expectedY[2] = 16\text{'h}0004;
     expectedY[3] = 16\text{'h}0008;
     expectedY[4] = 16\text{'h}0010;
     expected Y[5] = 16 \text{ h} 0020;
     expectedY[6] = 16'h0040;
     expectedY[7] = 16'h0080;
     expectedY[8] = 16\text{'h}0100;
     expectedY[9] = 16\text{'h}0200;
     expectedY[10] = 16'h0400;
     expectedY[11] = 16'h0800;
     expectedY[12] = 16'h1000;
     expectedY[13] = 16'h2000;
     expectedY[14] = 16\text{'h}4000;
     expectedY[15] = 16'h8000;
```


```
E = 1'b1;
    $display("ENABLE HIGH");
    for(i=0; i<16; i=i+1) begin
      A=i;
      #20;
      $\display(\"INPUT: \%04b | EXPECTED: \%04h | RESULT: \%04h (\%s)\", A, expectedY[i], Y, (expectedY[i] ==
Y)? "PASSED": "FAILED");
    end
    E = 1'b0;
    $display("ENABLE LOW");
    for(i=0; i<16; i=i+1) begin
      A=i;
      #20;
      $\display(\"INPUT: \%04b | EXPECTED: \%04h | RESULT: \%04h (\%s)\", A, 16\"h0000, Y, (16\"h0000 == Y)?
"PASSED": "FAILED");
    end
    $finish;
  end
endmodule
XDC Snippets
# Clock signal
#IO L12P T1 MRCC 35 Sch=clk100mhz
create clock -add -name sys clk pin -period 10.00 -waveform {0.5} [get ports {CLK100MHZ}];
##Switches
set\_property - dict \{ PACKAGE\_PIN \ J15 \quad IOSTANDARD \ LVCMOS33 \ \} \ [get\_ports \ \{ \ A[0] \ \}];
#IO L24N T3 RS0 15 Sch=sw[0]
set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { A[1] }];
#IO_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]
```

```
set property -dict { PACKAGE PIN M13 IOSTANDARD LVCMOS33 } [get ports { A[2] }];
#IO L6N T0 D08 VREF 14 Sch=sw[2]
set property -dict { PACKAGE PIN R15 IOSTANDARD LVCMOS33 } [get ports { A[3] }];
#IO L13N T2 MRCC 14 Sch=sw[3]
set_property -dict { PACKAGE_PIN R17 | IOSTANDARD LVCMOS33 } [get_ports { E }];
#IO L12N T1 MRCC 14 Sch=sw[4]
#set property -dict { PACKAGE PIN T18 IOSTANDARD LVCMOS33 } [get ports { y[2] }];
#IO L7N T1 D10 14 Sch=sw[5]
#set property -dict { PACKAGE PIN U18 IOSTANDARD LVCMOS33 } [get ports { y[1] }];
#IO L17N T2 A13 D29 14 Sch=sw[6]
#set property -dict { PACKAGE PIN R13 IOSTANDARD LVCMOS33 } [get ports { y[0] }];
#IO L5N T0 D07 14 Sch=sw[7]
Sch=sw[8]
#set property -dict { PACKAGE PIN U8 IOSTANDARD LVCMOS18 } [get ports { SW[9] }]; #IO 25 34
Sch=sw[9]
#set_property -dict { PACKAGE_PIN_R16 | IOSTANDARD_LVCMOS33 } [get_ports { SW[10] }];
#IO L15P T2 DQS RDWR B 14 Sch=sw[10]
#set property -dict { PACKAGE PIN T13 IOSTANDARD LVCMOS33 } [get ports { SW[11] }];
#IO L23P T3 A03 D19 14 Sch=sw[11]
#set property -dict { PACKAGE PIN H6 | IOSTANDARD LVCMOS33 } [get ports { SW[12] }];
#IO L24P T3 35 Sch=sw[12]
#set property -dict { PACKAGE PIN U12 IOSTANDARD LVCMOS33 } [get ports { SW[13] }];
#IO L20P T3 A08 D24 14 Sch=sw[13]
#set property -dict { PACKAGE PIN U11 IOSTANDARD LVCMOS33 } [get ports { SW[14] }];
#IO L19N T3 A09 D25 VREF 14 Sch=sw[14]
#set property -dict { PACKAGE PIN V10 IOSTANDARD LVCMOS33 } [get ports { SW[15] }];
#IO L21P T3 DQS 14 Sch=sw[15]
## LEDs
set property -dict { PACKAGE PIN H17 IOSTANDARD LVCMOS33 } [get ports { Y[0] }];
#IO L18P T2 A24 15 Sch=led[0]
set property -dict { PACKAGE PIN K15 IOSTANDARD LVCMOS33 } [get ports { Y[1] }];
#IO L24P T3 RS1 15 Sch=led[1]
set property -dict { PACKAGE PIN J13 IOSTANDARD LVCMOS33 } [get ports { Y[2] }];
#IO L17N T2 A25 15 Sch=led[2]
```

```
set property -dict { PACKAGE PIN N14 IOSTANDARD LVCMOS33 } [get ports { Y[3] }];
#IO L8P T1 D11 14 Sch=led[3]
set property -dict { PACKAGE PIN R18 IOSTANDARD LVCMOS33 } [get_ports { Y[4] }];
#IO L7P T1 D09 14 Sch=led[4]
set property -dict { PACKAGE PIN V17 IOSTANDARD LVCMOS33 } [get ports { Y[5] }];
#IO_L18N_T2_A11_D27_14 Sch=led[5]
set property -dict { PACKAGE PIN U17 IOSTANDARD LVCMOS33 } [get ports { Y[6] }];
#IO L17P T2 A14 D30 14 Sch=led[6]
set property -dict { PACKAGE PIN U16 IOSTANDARD LVCMOS33 } [get ports { Y[7] }];
#IO L18P T2 A12 D28 14 Sch=led[7]
set property -dict { PACKAGE PIN V16 IOSTANDARD LVCMOS33 } [get ports { Y[8] }];
#IO L16N T2 A15 D31 14 Sch=led[8]
set property -dict { PACKAGE PIN T15 IOSTANDARD LVCMOS33 } [get ports { Y[9] }];
#IO L14N T2 SRCC 14 Sch=led[9]
set property -dict { PACKAGE PIN U14 IOSTANDARD LVCMOS33 } [get ports { Y[10] }];
#IO L22P T3 A05 D21 14 Sch=led[10]
set property -dict { PACKAGE PIN T16 IOSTANDARD LVCMOS33 } [get ports { Y[11] }];
#IO L15N T2 DQS DY CSO B 14 Sch=led[11]
set property -dict { PACKAGE PIN V15 IOSTANDARD LVCMOS33 } [get ports { Y[12] }];
#IO L16P T2 CSI B 14 Sch=led[12]
set property -dict { PACKAGE PIN V14 IOSTANDARD LVCMOS33 } [get ports { Y[13] }];
#IO L22N T3 A04 D20 14 Sch=led[13]
set property -dict { PACKAGE PIN V12 IOSTANDARD LVCMOS33 } [get ports { Y[14] }];
#IO L20N T3 A07 D23 14 Sch=led[14]
set property -dict { PACKAGE PIN V11 IOSTANDARD LVCMOS33 } [get ports { Y[15] }];
#IO L21N T3 DQS A06 D22 14 Sch=led[15]
```

Synthesis and Implementation

Screenshot:



Group Video

https://youtu.be/2DiERelA0Ic

Reflections

This lab provided an effective hands-on experience in learning Verilog coding for implementation of a 4-to-16 decoder onto the Nexys A7 Board. It also solidified the difference between gate level versus behavioral coding and their associated advantages and disadvantages for hardware implementation. Being able to create a testbench for my decoder put me in the mindset of verification and validation when dealing with FPGAs. Experiencing timing reports and resource utilization review via the Vivado implementation of my projects exposed me to the necessity of proper efficiency and optimization awareness within a design. This all adds to my future efforts in the field with digital logic design and FPGA usage for future complex embedded systems.