ECE3300L Lab 5

BCD Up/Down Counter on 7-Segment Display

Group X

Czyrone Agbayani (BID: 014766336)

Caleb Jala-Guinto (BID: 015446587)

Objective:

In this lab, the goal was to design and implement a two-digit BCD up/down counter. While doing so we had to integrate a 32-bit clock divider and a 32-to-1 multiplexer to control the counting speed with a 5-bit switch input. The counter's direction was controlled using the top button, and the middle button reset the counter. The LED's above switches 5-12 also light up in correlation to the number being shown on the 7-segment display.

Top Display Module:


```
23 module top_lab5(
        input wire clk,
25
        input wire [4:0] SW,
26 !
        input wire rst, // reset
27
       input wire btnU, // dir
28
       output wire [4:0] LED SW,
29 :
       output wire [7:0] LED BCD,
       output wire [6:0] seg,
30 :
                                         55 '
                                        56
31 ;
       output wire [7:0] an
                                                  mux32x1 u mux (
                                        57
                                                    .cnt(cnt),
32 i
33 !
                                         58 :
                                                      .sel(SW),
       wire rst n = ~rst;
                                         59
                                                      .clk out(clk out)
34
        wire dir;
                                         60 :
                                         61
36
        wire [31:0] cnt;
                                        62
                                                  bcd up down counter u counter (
37
        wire clk out;
38
                                         63
                                                     .clk(clk out),
                                         64
39
                                                      .rst_n(rst_n),
        wire [3:0] units, tens;
                                         65
                                                      .dir(dir),
40
41
        assign LED SW = SW;
                                         66 i
                                                      .digit0(units),
                                         67
                                                      .digitl(tens)
        assign LED BCD = {tens, units};
43
                                         68
                                                  );
                                         69
44
        toggle switch dir toggle (
                                         70 :
45
            .clk(clk),
                                                  seg7 scan u seg (
46
                                         71 '
                                                     .clk(clk),
            .btn_raw(btnU),
                                         72
            .state(dir)
                                                      .rst n(rst n),
47
                                         73
                                                      .digit0(units),
48
        );
                                         74
                                                      .digitl(tens),
49
                                         75
50
        clock divider u clkdiv (
                                                      .seg(seg),
                                        76
                                                      .an(an)
51
            .clk(clk),
52
                                         77
                                                  );
            .rst_n(rst_n),
53
                                         78
            .cnt(cnt)
                                         79 @ endmodule
        );
```

XDC File:


```
6 ' # Clock signal
   create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {clk}];
10
11 ##Switches
12
14 set property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get ports { SW[1] }]; #IO L3N TO DQS EMCCLK 14 Sch=sw[1] 15 set property -dict { PACKAGE_PIN M13 IOSTANDARD LVCMOS33 } [get_ports { SW[2] }]; #IO_L6N_TO_D08_VREF_14 Sch=sw[2]
17 set property -dict { PACKAGE_PIN R17 IOSTANDARD LVCMOS33 } [get ports { SW[4] }]; #IO L12N T1 MRCC 14 Sch=sw[4]
31  ## LEDs
32
33 set property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get ports { LED_SW[0] }]; #IO L18P T2 A24 15 Sch=led[0]
34 set property -dict { PACKAGE PIN K15 IOSTANDARD LVCMOS33 } [get ports { LED SW[1] }]; #IO L24P T3 RS1 15 Sch=led[1]
35
  set property -dict { PACKAGE_PIN N14 IOSTANDARD LVCMOS33 } [get ports { LED_SW[3] }]; #IO L8P T1 D11 14 Sch=led[3]
36
   set property -dict { PACKAGE_PIN R18 IOSTANDARD LVCMOS33 } [get ports { LED_SW[4] }]; #IO L7P T1 D09 14 Sch=led[4]
38
   39 set property -dict { PACKAGE PIN U17 IOSTANDARD LVCMOS33 } [get ports { LED_BCD[1] }]; #IO L17P T2 A14 D30 14 Sch=led[6]
  set property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS33 } [get ports { LED_BCD[2] }]; #IO_L18P_T2_A12_D28_14_Sch=led[7] set property -dict { PACKAGE_PIN V16 IOSTANDARD LVCMOS33 } [get_ports { LED_BCD[3] }]; #IO_L16N_T2_A15_D31_14_Sch=led[8]
40
41 :
42 set_property -dict { PACKAGE_PIN T15 | IOSTANDARD LVCMOS33 } [get_ports { LED_BCD[4] }]; #IO_L14N_T2_SRCC_14 Sch=led[9]
43 set property -dict { PACKAGE_PIN U14 IOSTANDARD LVCMOS33 } [get ports { LED_BCD[5] }]; #IO L22P T3 A05 D21 14 Sch=led[10]
44 set property -dict { PACKAGE PIN T16 IOSTANDARD LVCMOS33 } [get ports { LED_BCD[6] }]; #IO L15N T2 DQS DOUT CSO B 14 Sch=led[11]
45 set property -dict { PACKAGE_PIN V15 | IOSTANDARD LVCMOS33 } [get ports { LED_BCD[7] }]; #IO L16P T2 CSI B 14 Sch=led[12]
58 #7 segment display
59
62 set property -dict { PACKAGE PIN K16 IOSTANDARD LVCMOS33 } [get ports { seg[2] }]; #IO 25 15 Sch=cc
63 set_property -dict { PACKAGE_PIN K13 IOSTANDARD LVCMOS33 } [get_ports { seg[3] }]; #IO_L17P_T2_A26_15 Sch=cd
66 set property -dict { PACKAGE_PIN L18 IOSTANDARD LVCMOS33 } [get_ports { seg[6] }]; #IO_L4P_T0_D04_14 Sch=cg
67
68 #set property -dict ( PACKAGE PIN H15 | IOSTANDARD LVCMOS33 ) [get ports ( dp )]; #IO_L19N_T3_A21_VREF_15_Sch=dp
69
70 set property -dict { PACKAGE_PIN J17 IOSTANDARD LVCMOS33 } [get ports { an[0] }]; #IO L23P T3 FOE B 15 Sch=an[0]
IOSTANDARD LVCMOS33 } [get_ports { an[2] }]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
74 set property -dict { PACKAGE PIN P14 IOSTANDARD LVCMOS33 } [get ports { an[4] }]; #IO L8N T1 D12 14 Sch=an[4]
75 set property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS33 } [get ports { an[5] }]; #IO L14P T2 SRCC 14 Sch=an[5]
80 : ##Buttons
81
82 #set property -dict { PACKAGE PIN C12 IOSTANDARD LVCMOS33 } [get ports { CPU RESETN }]; #IO L3P TO DQS AD1P 15 Sch=cpu resetn
83
84 set_property -dict { PACKAGE_PIN N17 | IOSTANDARD LVCMOS33 } [get_ports { rst }]; #IO_L9P_T1_DQS_14 Sch=btnu 85 set_property -dict { PACKAGE_PIN M18 | IOSTANDARD LVCMOS33 } [get_ports { btnU }]; #IO_L4N_T0_D05_14 Sch=btnu
```

Test Benches:


Mux32x1




Clock_divider_tb



Bcd_up_down_counter



Seg7 scan



Video Link:

https://youtube.com/shorts/It i6YV1SFw?feature=share

Contributions:

Czyrone (50%) - Physical Demo, Verilog Code Caleb (50%) - Test Bench Both worked on the lab report together and troubleshooted code

Reflections:

This lab involved a lot more troubleshooting than expected. Some problems were that the button needs to be held in order to execute the reverse count order. Another major issue we ran into early was that the 7-segment wasn't behaving correctly, some of the digits were ghosting or had silhouettes of the next/previous number; we fixed this with the multiplexing logic and incorrect assignments in the constraint file.