ECE 3300L

Lab Report #3

Group E

Paul Kim (ID: 015236949)

Winson Zhu (ID: 016416790)

July 02, 2025

Design:

Implements a 2x1 MUX using AND, OR, NOT gates (gate-level logic)

The 16x1 MUX is built by nesting multiple 2x1modules using generate loops

```
module mux16x1 (
                 input [15:0] in,
                input [3:0] sel,
                output out
wire [15:0] level1;
wire [7:0] level2;
wire [3:0] level3;
genvar i;
generate
    for (i = 0; i < 8; i = i + 1)
       \max 2x1 \ m1 \ (.a(in[2*i]), .b(in[2*i+1]), .sel(sel[0]), .y(level1[i]));
   for (i = 0; i < 4; i = i + 1)
      mux2x1 m2 (.a(level1[2*i]), .b(level1[2*i+1]), .sel(sel[1]), .y(level2[i]));
    for (i = 0; i < 2; i = i + 1)
        \label{eq:mux2x1m3} \mbox{ mux2x1 m3 (.a(level2[2*i]), .b(level2[2*i+1]), .sel(sel[2]), .y(level3[i]));}
        mux2x1 m4 (.a(level3[0]), .b(level3[1]), .sel(sel[3]), .y(out));
    endgenerate
endmodule
```

Debounce removes noise and bouncing effects from pushbutton inputs

Toggle switch acts as a toggle flip-flop for each select bit, driven by button signals

```
module toggle\_switch (
                         input clk,
                         input rst,
                         input btn_raw,
                        output reg state
wire btn_clean;
reg btn_prev;
debounce db (.clk(clk), .btn in(btn raw), .btn clean(btn clean));
always @(posedge clk)
    begin
        if (rst)
            begin
                 state <= 0;
                btn_prev <= 0;</pre>
            else
                begin
                    if (btn_clean && !btn_prev)
                    state <= ~state;
                    btn_prev <= btn_clean;</pre>
                end
            end
endmodule
```


Integrates all submodules, connects board inputs (switches/buttons) to outputs (LED)

Simulation:

We created a functional testbench (tb_mux16x1.v) module that has a set input pattern $16'b1010_1010_1010_1010$. The code cycled select inputs from sel = 0 to 15 and verified that output (out tb) always matched the correct in tb[sel].

```
module tb_mux16x1;
   // Testbench signals
    reg [15:0] in_tb;
   reg [3:0] sel_tb;
    wire out_tb;
    // Instantiate
    mux16x1 DUT (
       .in(in tb),
        .sel(sel_tb),
        .out(out_tb)
    );
    integer i; // Declare loop variable
    initial begin
       // Initialize inputs
       in_tb = 16'b1010_1010_1010_1010; // Example input pattern
       sel_tb = 4'b0000;
        // Test all select values from 0 to 15 \,
       for (i = 0; i < 16; i = i + 1) begin
           sel_tb = i;
           #10; // Wait 10ns
           if (out_tb !== in_tb[i])
               $fatal(1, "FAIL: sel=%0d | Expected=%b | Got=%b", i, in_tb[i], out_tb);
                $display("PASS: sel=%0d | out=%b", i, out tb);
        $display(" All tests completed successfully.");
        $finish;
endmodule
```


Waveform Screenshot:



Console Output Screenshot:

```
Tcl Console × Messages Log
}
  # }
  # run 1000ns
  PASS: sel=0 | out=0
  PASS: sel=1 |
                out=1
  PASS: sel=2 |
                out=0
  PASS: sel=3 |
  PASS: sel=4 |
               out=0
  PASS: sel=5 |
                out=1
  PASS: sel=6 |
  PASS: sel=7 | out=1
  PASS: sel=8 | out=0
  PASS: sel=10 | out=0
  PASS: sel=11 | out=1
  PASS: sel=13 | out=1
  PASS: sel=14 | out=0
  PASS: sel=15 | out=1
   All tests completed successfully.
  $finish called at time: 160 ns: File "C:/Users/sbpau/Downloads/ECE3300L Lab3 GroupE/ECE3300L Lab3 GroupE.srcs/sim 1/new/tb mux16x1.v" Line 55
```

Implementation:



```
| Total On-Chip Power (W) | 0.100 |
| Design Power Budget (W) | Unspecified* |
| Power Budget Margin (W) | NA |
| Dynamic (W) | 0.003 |
| Device Static (W) | 0.097 |
| Effective TJA (C/W) | 4.6 |
| Max Ambient (C) | 84.5 |
| Junction Temperature (C) | 25.5 |
| Confidence Level | Low |
| Setting File | --- |
| Simulation Activity File | --- |
| Design Nets Matched | NA
```

Contributions:

Paul Kim - Testbench, Simulation - 50% contribution

Winson Zhu - Implementation, Hardware Demo - 50% contribution