

Department of Electrical and Computer Engineering

ECE 3300L Section 1


Lab 5 – BCD Up/Down Counter on 7-Segment Display

Bryan Liu ID: 016695471


Jaden Yeremenko ID: 016414528

July 21, 2025

# Design:



# **Simulation:**



# **Implementation:**

## **Utilization tables:**

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	7.338 ns	Worst Hold Slack (WHS):	0.252 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TN3):	0.000 ns	Total Hold Slack (TH3):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	58	Total Number of Endpoints:	58	Total Number of Endpoints:	59

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.


Total On-Chip Power: 0.129 W

Design Power Budget: Not Specified

Process: typical

Power Budget Margin: N/A

Junction Temperature: 25.6°C



# **Contributions:**

Bryan Liu: Some Verilog modules, testing, ultilization, schematic: 50%

Jaden Yeremenko: Testbench code, simulation, Some Verilog modules: 50%