# ECE3300L Lab 8

## RGB LED PWM Controller

# Group X

Czyrone Agbayani (BID: 014766336)

Caleb Jala-Guinto (BID: 015446587)

## **Objective:**

The goal of this lab is to design and implement a hardware-controlled RGB LED using Pulse Width Modulation (PWM) on the Nexys A7 FPGA board. It uses a fixed clock divider to generate ~1 kHz for button debouncing and state machine operation, and ~20 kHz for flicker-free PWM generation. A single push-button, processed through a debounce and one-pulse circuit, cycles a finite state machine that sequentially loads the PWM resolution and the red, green, and blue duty cycles from an 8-bit switch input into dedicated registers. These values are synchronized from the slow clock domain into the PWM domain and applied to a PWM core to produce independent color channel signals. An RGB LED driver inverts these signals for active-low LEDs, and debug LEDs LED3–LED0 indicate the currently selected load slot.


#### **XDC** File:

```
## This file is a general .xdc for the Nexys A7-100T
                     ## To use it in a project:
                                - rename the used ports (in each line, after get ports) according to the top level signal names in the project
                  ## Note: As the Nexys 4 DDR was rebranded to the Nexys A7 with no substantial changes, this XDC file will also work for the Nexys 4 DDR.
                  set_property -dict { PACKAGE_PIN J15 | IOSTANDARD LVCMOS33 } [get_ports { sw[0] }]; #IO_L24N T3_RSO_15_Sch=sv[0] | set_property -dict { PACKAGE_PIN M13 | IOSTANDARD LVCMOS33 } [get_ports { sw[1] }]; #IO_L6N_T0_D08_LNCLK_14_Sch=sv[1] | set_property -dict { PACKAGE_PIN M13 | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_LNCLK_14_Sch=sv[2] | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_LNCLK_14_Sch=sv[2] | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_LNCLK_14_Sch=sv[2] | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_LNCLK_14_Sch=sv[2] | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_LNCLK_14_Sch=sv[2] | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_LNCLK_14_Sch=sv[2] | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_LNCLK_14_Sch=sv[2] | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_LNCLK_14_Sch=sv[2] | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_LNCLK_14_Sch=sv[2] | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_LNCLK_14_Sch=sv[2] | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_LNCLK_14_Sch=sv[2] | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_LNCLK_14_Sch=sv[2] | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_LNCLK_14_Sch=sv[2] | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_LNCLK_14_Sch=sv[2] | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_LNCLK_14_Sch=sv[2] | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L6N_T0_D08_LNCLK_14_Sch=sv[2] | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }] | IOSTANDARD LVCMO
                 set_property -dict { PACKAGE_PIN L16
set_property -dict { PACKAGE_PIN M13
               | set_property -dict { PACKAGE_PIN R15 | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_LENT_DOS_WEEF_14 Sch=sw[2] | set_property -dict { PACKAGE_PIN R15 | IOSTANDARD LVCMOS33 } [get_ports { sw[3] }]; #IO_LENT_DOS_WEEF_14 Sch=sw[3] | set_property -dict { PACKAGE_PIN R17 | IOSTANDARD LVCMOS33 } [get_ports { sw[4] }]; #IO_LENT_DOS_TANDACC 14 Sch=sw[4] | set_property -dict { PACKAGE_PIN R17 | IOSTANDARD LVCMOS33 } [get_ports { sw[5] }]; #IO_LENT_DOS_TANDACC 14 Sch=sw[6] | set_property -dict { PACKAGE_PIN R13 | IOSTANDARD LVCMOS33 } [get_ports { sw[5] }]; #IO_LENT_DOS_TANDACC 14 Sch=sw[6] | set_property -dict { PACKAGE_PIN R13 | IOSTANDARD LVCMOS33 } [get_ports { sw[6] }]; #IO_LENT_DOS_TANDACC 14 Sch=sw[6] | set_property -dict { PACKAGE_PIN R13 | IOSTANDARD LVCMOS33 } [get_ports { sw[7] }]; #IO_LENT_DOS_TANDACC 14 Sch=sw[6] | set_property -dict { PACKAGE_PIN R16 | IOSTANDARD LVCMOS33 } [get_ports { Sw[10] }]; #IO_LENT_DOS_TANDACC 14 Sch=sw[10] | set_property -dict { PACKAGE_PIN R16 | IOSTANDARD LVCMOS33 } [get_ports { Sw[10] }]; #IO_LENT_DOS_TANDACC 14 Sch=sw[10] | set_property -dict { PACKAGE_PIN R16 | IOSTANDARD LVCMOS33 } [get_ports { Sw[10] }]; #IO_LENT_DOS_TANDACC 14 Sch=sw[11] | set_property -dict { PACKAGE_PIN R16 | IOSTANDARD LVCMOS33 } [get_ports { Sw[10] }]; #IO_LENT_DOS_TANDACC 14 Sch=sw[11] | set_property -dict { PACKAGE_PIN R16 | IOSTANDARD LVCMOS33 } [get_ports { Sw[10] }]; #IO_LENT_DOS_TANDACC 14 Sch=sw[11] | set_property -dict { PACKAGE_PIN R16 | IOSTANDARD LVCMOS33 } [get_ports { Sw[10] }]; #IO_LENT_DOS_TANDACC 14 Sch=sw[11] | set_property -dict { PACKAGE_PIN R16 | IOSTANDARD LVCMOS33 } [get_ports { Sw[10] }]; #IO_LENT_DOS_TANDACC 14 Sch=sw[11] | set_property -dict { PACKAGE_PIN R16 | IOSTANDARD LVCMOS33 } [get_ports { Sw[10] }]; #IO_LENT_DOS_TANDACC 14 Sch=sw[11] | set_property -dict { PACKAGE_PIN R16 | IOSTANDACC LVCMOS33 } [get_ports { Sw[10] }]; #IO_LENT_DOS_TANDACC LVCMOS33 } [get_ports { Sw[10] }]; #IO_LENT_DOS_TANDACC LVCMOS33 } [get_ports { Sw[10] }]; #IO_LENT_DOS_TANDACC LVCMOS33 } [get_
                #set property -dict ( PACKAGE PIN V10
                                                                                                                                                         IOSTANDARD LVCMOS33 } [get ports { SW[15] }]; #IO L21P T3 DQS 14 Sch=sw[15]
                 set property -dict ( PACKAGE PIN K15 | IOSTANDARD LVCMOS33 ) [get_ports { led[1] }]; #IO_L24F T3_RS1_15 Sch=led[1] set_property -dict { PACKAGE_PIN J13 | IOSTANDARD LVCMOS33 } [get_ports { led[2] }]; #IO_L17N_T2_A25_15 Sch=led[2]
    34 set property -dict { PACKAGE PIN N14 IOSTANDARD LVCMOS33 } [get ports { led[3] }]; #IO L8P T1 D11 14 Sch=led[3]
  ## RGB LEDs
set property -dict { PACKAGE_PIN M16 | IOSTANDARD LVCMOS33 } [get_ports { rgb_b }]; #IO_LSP_TO_DO6_14 Sch=led16_b |
set_property -dict { PACKAGE_PIN M15 | IOSTANDARD LVCMOS33 } [get_ports { rgb_g }]; #IO_LIOP_TI_D14_14 Sch=led16_g |
set_property -dict { PACKAGE_PIN M15 | IOSTANDARD LVCMOS33 } [get_ports { rgb_g }]; #IO_LIOP_TI_D14_14 Sch=led16_g |
set_property -dict { PACKAGE_PIN M15 | IOSTANDARD LVCMOS33 } [get_ports { LED17_B }]; #IO_LIST_TZ_DQS_ADV_B 15 Sch=led17_b |
set_property -dict { PACKAGE_PIN M16 | IOSTANDARD LVCMOS33 } [get_ports { LED17_G }]; #IO_0_14 Sch=led17_g |
set_property -dict { PACKAGE_PIN M16 | IOSTANDARD LVCMOS33 } [get_ports { LED17_G }]; #IO_0_14 Sch=led17_g |
set_property -dict { PACKAGE_PIN M16 | IOSTANDARD LVCMOS33 } [get_ports { LED17_G }]; #IO_0_14 Sch=led17_g |
set_property -dict { PACKAGE_PIN M16 | IOSTANDARD LVCMOS33 } [get_ports { LED17_G }]; #IO_0_14 Sch=led17_g |
set_property -dict { PACKAGE_PIN M16 | IOSTANDARD LVCMOS33 } [get_ports { LED17_G }]; #IO_0_14 Sch=led17_g |
set_property -dict { PACKAGE_PIN M16 | IOSTANDARD LVCMOS33 } [get_ports { LED17_G }]; #IO_0_14 Sch=led17_g |
set_property -dict { PACKAGE_PIN M16 | IOSTANDARD LVCMOS33 } [get_ports { LED17_G }]; #IO_0_14 Sch=led17_g |
set_property -dict { PACKAGE_PIN M16 | IOSTANDARD LVCMOS33 } [get_ports { LED17_G }]; #IO_0_14 Sch=led17_g |
set_property -dict { PACKAGE_PIN M16 | IOSTANDARD LVCMOS33 } [get_ports { LED17_G }]; #IO_0_14 Sch=led17_g |
set_property -dict { PACKAGE_PIN M16 | IOSTANDARD LVCMOS33 } [get_ports { LED17_G }]; #IO_0_14 Sch=led17_g |
set_property -dict { PACKAGE_PIN M16 | IOSTANDARD LVCMOS33 } [get_ports { LED17_G }]; #IO_0_14 Sch=led17_g |
set_property -dict { PACKAGE_PIN M16 | IOSTANDARD LVCMOS33 } [get_ports { LED17_G }]; #IO_0_14 Sch=led17_g |
set_property -dict { PACKAGE_PIN M16 | IOSTANDARD LVCMOS33 } [get_ports { LED17_G }]; #IO_0_14 Sch=led17_g |
set_property -dict { PACKAGE_PIN M16 | IOSTANDARD LVCMOS33 } [get_ports { LED17_G }]; #IO_0_14 Sch=led17_g |
set_property -dict { PACKAGE_PIN M16 | IOSTAN
  ##7 segment display
   #set_property -dict ( PACKAGE_PIN T10
                                                                                                                                                     IOSTANDARD LVCMOS33 } [get_ports { CA }]; #IO_L24N_T3_A00_D16_14 Sch=ca
 #set_property -dict ( PACKAGE_PIN R10
#set_property -dict ( PACKAGE_PIN K16
                                                                                                                                                   IOSTANDARD LVCMOS33 ) [get ports ( CB )]; #IO_25_14 Sch=cb
IOSTANDARD LVCMOS33 ) [get_ports ( CC )]; #IO_25_15 Sch=cc
                                                                                                                                                     IOSTANDARD LVCMOS33 } [get_ports ( CD )]; #IO_L17P_T2_A26_15 Sch=cd IOSTANDARD LVCMOS33 } [get_ports ( CE )]; #IO_L13P_T2_MRCC_14 Sch=ce
  #set_property -dict ( PACKAGE_PIN K13
   #set_property -dict ( PACKAGE PIN P15
                                                                                                                                                     IOSTANDARD LVCMOS33 ) [get ports ( CF )]; #IO L19P T3 A10 D26 14 Sch=cf IOSTANDARD LVCMOS33 ) [get ports ( CG )]; #IO L4P T0 D04 14 Sch=cg
  #set_property -dict ( PACKAGE_PIN T11
   #set_property -dict ( PACKAGE PIN L18
 #set property -dict ( PACKAGE PIN H15
#set property -dict ( PACKAGE PIN J17
                                                                                                                                                     IOSTANDARD LVCMOS33 ) [get ports ( DP )]; #IO L19N T3 A21 VREF 15 Sch=dp
IOSTANDARD LVCMOS33 ) [get ports ( AN[0] )]; #IO_L23P T3 FOE B 15 Sch=an[0]
                                                                                                                                                     | IOSTANDARD LVCMOSS3 | [get_ports { AN[1] | ]; #IO_L28H_T3_FEE_B15 Sch-an[1] | IOSTANDARD LVCMOSS3 | [get_ports { AN[2] | ]; #IO_L24H_T3_A01_D17_14 Sch-an[2] | IOSTANDARD LVCMOSS3 | [get_ports { AN[3] | ]; #IO_L19H_T3_A22_15 Sch-an[3] | IOSTANDARD LVCMOSS3 | [get_ports { AN[3] | ]; #IO_L19H_T3_A22_15 Sch-an[3] | IOSTANDARD LVCMOSS3 | [get_ports { AN[3] | ]; #IO_L19H_T3_A22_15 Sch-an[3] | IOSTANDARD LVCMOSS3 | IOST
   #set_property -dict ( PACKAGE PIN J18
  #set property -dict ( PACKAGE PIN T9
   #set_property -dict ( PACKAGE PIN J14
                                                                                                                                                    IOSTANDARD LVCMOS33 ) [get ports ( AN[4] )]; #IO L8N T1 D12 14 Sch=an[4] IOSTANDARD LVCMOS33 ) [get ports ( AN[5] )]; #IO L14P T2 SRCC 14 Sch=an[5]
  #set property -dict { PACKAGE PIN P14
   #set_property -dict ( PACKAGE_PIN T14
   #set property -dict / PACKAGE PIN K2
                                                                                                                                                     IOSTANDARD LVCMOS33 } [get_ports ( AN[6] )]; #IO_L23P_T3_35 Sch=an[6]
 ##CPU Reset Button
```


## Top module:

```
1 module top_lab8(
                         input wire clk100mhz,
                          input wire btnc_n,
                 3
                         input wire btnr,
                         input wire [7:0] sw,
                         output wire [3:0] led,
                 7
                         output wire rgb_r, rgb_g, rgb_b
                 8
                 9
                          wire rst_n = ~btnc_n;
                         wire clk_lk, clk_pwm;
                 10
                 11
                 12
                         clock divider fixed
                 13
                      u div(.clk in(clk100mhz), .rst n(rst n), .clk lk(clk lk), .clk pwm(clk pwm));
                14
                          wire load_pulse;
                15
                         debounce_onepulse #(.STABLE_TICKS(20))
                16
                      u_db(.clk(clk_lk), .rst_n(rst_n), .din(btnr), .pulse(load_pulse));
                17
                         wire [1:0] slot;
                18
                         wire [3:0] slot oh;
                19
                         wire wr_res, wr_r, wr_g, wr_b;
                20
                         load fsm u fsm(
                21
                             .clk(clk_lk), .rst_n(rst_n), .load_pulse(load_pulse),
                22
                             .slot(slot), .slot_onehot(slot_oh),
                23
                              .wr_res(wr_res), .wr_r(wr_r), .wr_g(wr_g), .wr_b(wr_b)
                24
                        );
                25
                         assign led = slot oh;
                26
27 !
        reg [7:0] reg_res, reg_r, reg_g, reg_b;
28 🕏
        always @(posedge clk_lk or negedge rst_n) begin
29 (
            if (!rst_n) begin reg_res<=8'd63; reg_r<=0; reg_g<=0; reg_b<=0; end
30 Å
            else begin
31
                if (wr res) reg res <= sw;
32
                if (wr_r) reg_r <= sw;
33
                if (wr_g) reg_g <= sw;
34
                if (wr_b) reg_b <= sw;
35 <del>|</del>
             end
         end
37
38
         reg [7:0] res_q1,res_q2,r_q1,r_q2,g_q1,g_q2,b_q1,b_q2;
39 □
        always @(posedge clk_pwm or negedge rst_n) begin
40 🖨
            if (!rst_n) begin res_ql<=0; res_q2<=0; r_ql<=0; r_q2<=0; g_ql<=0;
41 \bigcirc g_q2<=0; b_q1<=0; b_q2<=0; end
42 🖨
            else begin
43
                res_ql<=reg_res; res_q2<=res_q1;
44
                r_ql<=reg_r; r_q2<=r_ql; g_ql<=reg_g; g_q2<=g_ql; b_ql<=reg_b;
45
    b_q2<=b_q1;
46 🖨
47 🖨
         end
48
49
        wire pwm_r, pwm_g, pwm_b;
50
       pwm_core u_pwm(.clk(clk_pwm), .rst_n(rst_n),
51
            .period(res_q2), .duty_r(r_q2), .duty_g(g_q2), .duty_b(b_q2),
52
             .pwm_r(pwm_r), .pwm_g(pwm_g), .pwm_b(pwm_b));
53
54
         rgb_led_driver #(.ACTIVE_LOW(0)) u_led(
55
            .pwm_r(pwm_r), .pwm_g(pwm_g), .pwm_b(pwm_b),
56
             .led_r(rgb_r), .led_g(rgb_g), .led_b(rgb_b));
57 endmodule
```

## pwm\_core\_tb:



## **Block Diagram:**



### Video Link:

https://youtube.com/shorts/y-kL5k3PJXc?feature=share

#### **Contributions:**

Czyrone (50%) - Physical demo Caleb (50%) - Testbench, Running the simulation Both worked on the lab report together and troubleshooted code

## Reflection on 4-slot loading and RES + 1:

The goal of this lab is to implement a 4-slot loading system to store separate 8-bit values for the PWM resolution (RES) and the red, green, and blue duty cycles (R, G, B). A load finite state machine (FSM), driven by a debounced one-pulse input, cycles through the four slots in sequence, with each press of the LOAD button storing the value on sw[7:0] into the active slot. Slot 0 holds the RES value, determining the PWM period, while slots 1 through 3 hold the duty cycle values for the red, green, and blue channels, respectively. The PWM core counts from 0 to RES + 1, producing a period that is one clock cycle longer than the RES register value to avoid off-by-one errors. This allows a RES value of 0xFF to generate a full-scale 256-step PWM cycle for precise brightness control.