# CALIFORNIA STATE POLYTECHNIC UNIVERSITY, POMONA COLLEGE OF ENGINEERING

LAB 1

Switch ↔ LED Interface ECE 3300L Summer 2025

Digital Circuit Design using Verilog

Professor Mohamed Aly

By: Clay Kim and Changwe Musonda

#### **Objective**

Build a Verilog module on the Digilent Nexys A7-100T that reads 16 switches and drives 16 LEDs and learn HDL I/O mapping, constraints files, synthesis, and FPGA programming.

#### **Hardware Components**

Nexys A7-100T Kit

- Artix-7 FPGA with 16 user switches and 16 LEDs.
- Digilent part #410-292 (available on Digi-Key).
- Use the provided XDC template to match  $sw[i] \rightarrow SWITCH$  pins and  $led[i] \rightarrow LED$  pins.

#### Verilog Code

```
verilog
CopyEdit
module switch_led_interface(
input wire [15:0] sw,
output wire [15:0] led
);
assign led = sw;
endmodule
```

#### **Constraints Mapping**

```
css
CopyEdit
set_property PACKAGE_PIN E3 [get_ports {sw[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
...
set_property PACKAGE_PIN J6 [get_ports {led[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}]
- Repeat for sw[0]...sw[15] and led[0]...led[15].
```

#### **XDC Snippets**


```
#Switches
set_property -dict { PACKAGE_PIN J15 | IOSTANDARD LVCMOS33 } [get_ports { sw[0] }];
#IO L24N T3 RS0 15 Sch=sw[0]
```


```
set property -dict { PACKAGE PIN L16 IOSTANDARD LVCMOS33 } [get ports
{ sw[1] }]; #IO L3N T0 DQS EMCCLK 14 Sch=sw[1]
set property -dict { PACKAGE PIN M13 IOSTANDARD LVCMOS33 } [get ports
{ sw[2] }]; #IO L6N T0 D08 VREF 14 Sch=sw[2]
set property -dict { PACKAGE PIN R15 | IOSTANDARD LVCMOS33 } [get ports
{ sw[3] }]; #IO L13N T2 MRCC 14 Sch=sw[3]
set_property -dict { PACKAGE PIN R17 IOSTANDARD LVCMOS33 } [get_ports
{ sw[4] }]; #IO L12N T1 MRCC 14 Sch=sw[4]
set property -dict { PACKAGE PIN T18 IOSTANDARD LVCMOS33 } [get ports
{ sw[5] }]; #IO L7N T1 D10 14 Sch=sw[5]
set property -dict { PACKAGE PIN U18 IOSTANDARD LVCMOS33 } [get ports
{ sw[6] }]; #IO L17N T2 A13 D29 14 Sch=sw[6]
set property -dict { PACKAGE PIN R13 IOSTANDARD LVCMOS33 } [get ports
{ sw[7] }]; #IO L5N T0 D07 14 Sch=sw[7]
set property -dict { PACKAGE PIN T8 | IOSTANDARD LVCMOS18 } [get ports { sw[8] }];
#IO L24N T3 34 Sch=sw[8]
set property -dict { PACKAGE PIN U8 IOSTANDARD LVCMOS18 } [get ports { sw[9] }];
#IO 25 34 Sch=sw[9]
set property -dict { PACKAGE PIN R16 IOSTANDARD LVCMOS33 } [get ports
{ sw[10] }]; #IO L15P T2 DQS RDWR B 14 Sch=sw[10]
set property -dict { PACKAGE PIN T13 IOSTANDARD LVCMOS33 } [get ports
{ sw[11] }]; #IO_L23P_T3_A03_D19_14 Sch=sw[11]
set property -dict { PACKAGE PIN H6 IOSTANDARD LVCMOS33 } [get ports
{ sw[12] }]; #IO L24P T3 35 Sch=sw[12]
set property -dict { PACKAGE PIN U12 IOSTANDARD LVCMOS33 } [get ports
{ sw[13] }]; #IO L20P T3 A08 D24 14 Sch=sw[13]
set property -dict { PACKAGE PIN U11 IOSTANDARD LVCMOS33 } [get ports
{ sw[14] }]; #IO L19N T3 A09 D25 VREF 14 Sch=sw[14]
set property -dict { PACKAGE PIN V10 IOSTANDARD LVCMOS33 } [get ports
{ sw[15] }]; #IO L21P T3 DQS 14 Sch=sw[15]
#LEDs
set property -dict { PACKAGE PIN H17 IOSTANDARD LVCMOS33 } [get ports
{ led[0] }]; #IO L18P T2 A24 15 Sch=led[0]
set property -dict { PACKAGE PIN K15 IOSTANDARD LVCMOS33 } [get ports
{ led[1] }]; #IO L24P T3 RS1 15 Sch=led[1]
set property -dict { PACKAGE PIN J13 | IOSTANDARD LVCMOS33 } [get ports { led[2] }];
#IO_L17N_T2_A25_15 Sch=led[2]
set property -dict { PACKAGE PIN N14 IOSTANDARD LVCMOS33 } [get ports
{ led[3] }]; #IO_L8P_T1_D11_14 Sch=led[3]
```

```
set property -dict { PACKAGE PIN R18 IOSTANDARD LVCMOS33 } [get ports
{ led[4] }]; #IO L7P T1 D09 14 Sch=led[4]
set property -dict { PACKAGE PIN V17 IOSTANDARD LVCMOS33 } [get ports
{ led[5] }]; #IO L18N T2 A11 D27 14 Sch=led[5]
set property -dict { PACKAGE PIN U17 IOSTANDARD LVCMOS33 } [get ports
{ led[6] }]; #IO L17P T2 A14 D30 14 Sch=led[6]
set property -dict { PACKAGE PIN U16 IOSTANDARD LVCMOS33 } [get ports
{ led[7] }]; #IO L18P T2 A12 D28 14 Sch=led[7]
set property -dict { PACKAGE PIN V16 IOSTANDARD LVCMOS33 } [get ports
{ led[8] }]; #IO L16N T2 A15 D31 14 Sch=led[8]
set property -dict { PACKAGE PIN T15 IOSTANDARD LVCMOS33 } [get ports
{ led[9] }]; #IO L14N T2 SRCC 14 Sch=led[9]
set property -dict { PACKAGE PIN U14 IOSTANDARD LVCMOS33 } [get ports
{ led[10] }]; #IO L22P T3 A05 D21 14 Sch=led[10]
set property -dict { PACKAGE PIN T16 IOSTANDARD LVCMOS33 } [get ports
{ led[11] }]; #IO L15N T2 DQS DOUT CSO B 14 Sch=led[11]
set property -dict { PACKAGE PIN V15 IOSTANDARD LVCMOS33 } [get ports
{ led[12] }]; #IO L16P T2 CSI B 14 Sch=led[12]
set property -dict { PACKAGE PIN V14 IOSTANDARD LVCMOS33 } [get ports
{ led[13] }]; #IO L22N T3 A04 D20 14 Sch=led[13]
set property -dict { PACKAGE PIN V12 IOSTANDARD LVCMOS33 } [get ports
{ led[14] }]; #IO L20N T3 A07 D23 14 Sch=led[14]
set property -dict { PACKAGE PIN V11 IOSTANDARD LVCMOS33 } [get ports
{ led[15] }]; #IO L21N T3 DQS A06 D22 14 Sch=led[15]
```

# **Synthesis and Implementation**

Screenshots:





### 1. Slice Logic

										-+ 
-+-   	0	İ	0	İ	0 0	+   	63400	İ	0.00	İ
1	0	Ī	0	Ī	0	I	19000	Ī	0.00	1
1	0	I	0	I	0	I	126800	I	0.00	1
1	0	I	0	I	0	I	126800	I	0.00	1
1	0	I	0	I	0	I	126800	I	0.00	1
1	0	I	0	I	0	I	31700	I	0.00	1
1	0	I	0	I	0	I	15850	I		
	 	Used   0   0   0   0   0   0	Used	Used   Fixed   Fixed	Used   Fixed	Used   Fixed   Prohibited	Used   Fixed   Prohibited	Used   Fixed   Prohibited   Available	Used   Fixed   Prohibited   Available	0   0   0   63400   0.00   0   0   0   19000   0.00   0   0   0   126800   0.00   0   0   0   126800   0.00   0   0   0   126800   0.00   0   0   0   31700   0.00

# **Group Video**

Link: https://youtu.be/Otpw31HJS6w

## **Reflections**

For this lab, our group successfully implemented a Verilog module on the Digilent Nexys A7-100T, creating a switch-to-LED interface where each of the 16 LEDs mirrors its corresponding switch. Through this first lab, we gained practical experience in HDL I/O mapping, utilizing constraints files (specifically the Nexys-A7-100T-Master.xdc) for pin assignments, performing synthesis, and programming the FPGA. Each team member contributed to various aspects, including Verilog code development, XDC file configuration, synthesis and analysis of LUT and FF counts, and comprehensive testing to ensure the board functioned as expected. We documented our work with screenshots and a group video, demonstrating our build and the live board functionality.