# ECE 3300L

Lab Report #5

Group A

Edwin Estrada (#015897050)

Michelle Lau (#016027427)

July 20, 2025

#### **Design**

#### **Clock Divider**

```
3
     module clock divider (
 4
          input clk,
 5
          input rst n,
 6
          output reg [31:0] cnt
 7
 8
          always @(posedge clk or negedge rst n)
 9
              if (!rst_n)
10
                  cnt <= 32'd0;
11
              else
12
                  cnt <= cnt + 1;
13 '
     endmodule
```

Our program has two clocks. This clock handles increment/decrements once per cycle. To create a clock with 32 levels of speed, a 32 bit register to hold the count is created. If that's the input for a 32x1 mux, selected by 5 switches, the speed of the clock can be manipulated depending on the bit selected. If the LSB of cnt is selected, the increment/decrement operation is done 100 million times per second (since the board has 100Mhz base clock). If the MSB of cnt is selected, the increment/decrement operation is done once every ~43 seconds.

#### **32x1 Mux**

```
3  module mux32x1 (
4     input [31:0] cnt,
5     input [4:0] sel,
6     output clk_out
7    );
8     assign clk_out = cnt[sel];
9  endmodule
```

As explained in the module above, the 32x1 mux is used to control the speed of the clock dedicated to incrementing/decrementing the counter.

### **BCD Up/Down Counter**

```
3
     module bcd_up_down_counter(
 4 !
        input clk,
 5
         input rst n,
 6
         input dir,
 7
         output reg [3:0] digit0,
8
         output reg [3:0] digit1
9
   );
10
11
         reg [3:0] next digit0, next digit1;
12
         reg carry;
13
14
         always @(posedge clk or negedge rst_n) begin
15
             if (!rst_n) begin
16
                 digit0 <= 0;
17
                 digit1 <= 0;
18 :
             end else begin
19
                 digit0 <= next_digit0;
20
                 digit1 <= next_digit1;
21
             end
22
         end
23
24
         always @(*) begin
25
             next_digit0 = digit0;
26
             next_digit1 = digit1;
27
             carry = 0;
28
29
             if (dir) begin
30
                 if (digit0 == 9) begin
31
                     next digit0 = 0;
32
                     if (digit1 == 9)
33 !
                         next_digit1 = 0;
34
35
                         next_digit1 = digit1 + 1;
36
                 end else begin
37
                     next_digit0 = digit0 + 1;
                 end
39
             end else begin
40
                 if (digit0 == 0) begin
41
                     next digit0 = 9;
42
                     if (digit1 == 0)
43
                         next_digit1 = 9;
44
                     else
45
                         next digit1 = digit1 - 1;
46
                 end else begin
47
                     next_digit0 = digit0 - 1;
48
                 end
49
             end
50
         end
51 endmodule
```

This module handles the next number to display when the clock mentioned above is positive edge triggered. If the counter is incrementing, check if the ones digit is a 9. If it is, set the ones digit to 0 and check if the tens digit is 9. If it's not, increment the tens digit. Otherwise, set the tens digit to 0. If the counter is decrementing, check if the ones digit is 0. If the ones digit is 0, set the ones digit to 9 and check if the tens digit is 0. If it is, set the tens digit to 9. Otherwise, decrement the tens digit.

### **7 Segment Display Driver**

```
module seg7_scan(
          input clk,
 4
 5
          input rst_n,
 6
          input [3:0] digit0, digit1,
 7
          output reg [6:0] seg,
 8
          output reg [7:0] an
 9
    );
10
          reg [19:0] refresh counter;
         wire sel = refresh_counter[19];
11
12
13 🗇
          always @(posedge clk or negedge rst_n) begin
14 🖨
              if (!rst n)
15 !
                  refresh counter <= 0;
16
              else
17 🖨
                  refresh_counter <= refresh_counter + 1;
18 🗀
          end
19
20
          wire [3:0] digit = sel ? digit1 : digit0;
21
22 🖯
         always @(digit) begin
23 🖯
              case (digit)
24
                  4'd0: seg = 7'b00000001;
                  4'dl: seg = 7'b1001111;
25
26
                  4'd2: seg = 7'b0010010;
                  4'd3: seg = 7'b00000110;
27 !
28
                  4'd4: seg = 7'b1001100;
                  4'd5: seg = 7'b0100100;
29
30
                  4'd6: seg = 7'b01000000;
31
                  4'd7: seg = 7'b00011111;
32
                  4'd8: seg = 7'b00000000;
33 :
                  4'd9: seg = 7'b0001100;
                  default: seg = 7'b11111111;
34
35 🗀
              endcase
36 🗀
         end
37
38 □
         always @(sel) begin
39 🖨
             case (sel)
40 :
                  1'b0: an = 8'b111111110;
                  1'bl: an = 8'bl11111101;
41
42 🖨
              endcase
43 🗀
         end
44 ( endmodule
```

The seven seg driver includes the second clock. This clock handles which digit on the seven seg display to turn on, alternating between two digits. If the driver alternates between the two digits fast enough, an optical illusion occurs where it looks like the display is displaying two different numbers at the same time. In addition to selecting the digit on the display to turn on, the sel register also decides the number to display on its respective digit.

### **High Level Implementation**

```
3
     module top_lab5 (
 4
        input CLK,
 5
        input
                    rst n,
        input
 7
        input [4:0] SW,
 8
       output [6:0] SEG,
 9
        output [7:0] AN,
10
        output [9:0] LED
11
   );
12
         wire [31:0] cnt;
13
14
        clock_divider u_div (
15
             .clk (CLK),
16
             .rst_n (!rst_n),
17
             .cnt (cnt)
18
       );
19
20
       wire clk out;
21
         mux32x1 u mux (
22
            .cnt (cnt),
23
            .sel (SW),
24
             .clk_out (clk_out)
25
        );
26
27
       wire [3:0] digit0;
28
       wire [3:0] digitl;
29
        bcd_up_down_counter_u_bcd (
30
           .clk (clk out),
31
            .rst_n (!rst_n),
32
            .dir (BTN),
33
            .digit0 (digit0),
34
            .digitl (digitl)
35 1
       );
       seg7_scan u_scan (
        .clk (CLK),
           .rst n (!rst n),
           .digit0 (digit0),
41
           .digitl (digitl),
42
           .seg (SEG),
43
           .an (AN)
44
       );
45
      assign LED[4:0] = SW;
       assign LED[8:5] = {digit1, digit0};
48
      assign LED[9] = clk_out;
49
50 endmodule
```

Putting everything together. The base clock on the board goes into the clock divider module, which goes into the 32x1 mux to select the speed of the clock outputted from the divider. This new clock is then input to the BCD increment/decrement counter, and the digit output from that counter as well as the second clock in our project are sent to the 7 seg display driver to return the signals required to send to our anodes/cathodes of the display to output the counter increment/decrementing depending on what mode we choose.

## **Simulation Waveform**

## **Clock Divider**




Upon starting the program, the counter starts at 0



Once the counter reaches the value of  $(2^32)$  - 1, or 4,294,967,295, the counter is automatically reset to 0 to count all over again.

#### **32x1 Mux**



The following process I'll explain was done for every input, but to reduce redundancy, I will only explain selecting the LSB of cnt. To begin, I put the LSB of cnt on high and setting sel to 00001, selecting the LSB. This results in the clk\_out being high. Then I put the LSB of cnt low. With the LSB of cnt selected, this results in clk\_out being low.

#### bcd up down counter



NOTE: digit1 = tens place, digit0 = ones place When dir = 0, the counter is decrementing.



When dir = 1, the counter is incrementing.


### seg7 scan



When the rightmost digit is selected by AN and digit0 = 0, seg returns 000001 (the number 0). When the leftmost digit is selected by AN and digit1 = 0, seg returns 000001 (the number 0). "00" is displayed.



"01" is displayed.



"02" is displayed.

## **Top Level**

To simulate, I will show the counter decrementing 5 times and incrementing 5 times

#### **Decrementing**

Dir signal is low.



The counter begins at "00"




Counter decrements, wrapping to "99"



Counter decrements. Right digit displays "8", left digit displays "9", resulting in 97.



Counter decrements. Left digit displays "9", right digit displays "7", resulting in "97".




Counter decrements. Left digit displays "9", right digit displays "6", resulting in "96".



Counter decrements. Left digit displays "9", right digit displays "5", resulting in "95".

#### **Incrementing**

Dir signal is high.



With the left and right digit being "0", the counter starts at "00".



Counter increments. Right digit displays "1" and left digit displays "0", resulting in "01".




Counter increments. Right digit displays "2" and left digit displays "0", resultinig in "02".



Counter increments. Right digit displays "3" and left digit displays "0", resulting in "03".



Counter increments. Right digit displays "4" and left digit displays "0", resulting in "04".




Counter increments. Right digit displays "5" and left digit displays "0", resulting in "05".

## **Implementation**

#### **Utilization Table:**

#### **Summary**

Resource	Utilization	Available	Utilization %
LUT	26	63400	0.04
FF	60	126800	0.05
Ю	33	210	15.71



#### **Timing Summary:**

#### **Design Timing Summary**

Setup	Hold		Pulse Width	
Worst Negative Slack (WNS): 6.851	Worst Hold Slack (WHS):	0.213 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS): 0.000	s Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints: 52	Total Number of Endpoints:	52	Total Number of Endpoints:	53
All user specified timing constraints a	met.			

### **Contribution**

Michelle Lau (50%) - Implementation and board demo Edwin Estrada (50%) - Programming, and test benching