ECE3300L

Lab 1

By Justin Wong, Hector Garibay

Summer 2025

Report Date: June 18, 2025

Objective

The objective of this lab is to build a Verilog module on the Digilent Nexys

A7-100T that reads 16 switches and drives 16 LEDs, and learn HDL I/O mapping,
constraints files, synthesis, and FPGA programming.

Verilog Code:

```
module build(
input wire [15:0] sw,
output wire [15:0] led
);
assign led = sw;
endmodule
```

XDC File:

```
set_property -dict { PACKAGE_PIN J15 | IOSTANDARD LVCMOS33 } [get_ports { sw[0] }]; #IO_L24N_T3_RS0_15 | Sch=sw[0]
set property -dict { PACKAGE_PIN R13 IOSTANDARD LVCMOS33 } [get ports { sw[7] }]; #IO L5N TO D07 14 Sch=sw[7]
set_property -dict { PACKAGE_PIN H6
                      IOSTANDARD LVCMOS33 } [get_ports { sw[12] }]; #IO_L24P_T3_35 Sch=sw[12]
set property -dict { PACKAGE PIN U12 IOSTANDARD LVCMOS33 } [get ports { sw[13] }]; #IO L20P T3 A08 D24 14 Sch=sw[13]
set_property -dict { PACKAGE_PIN Ull IOSTANDARD LVCMOS33 } [get_ports { sw[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
set property -dict { PACKAGE_PIN V10
                      IOSTANDARD LVCMOS33 } [get_ports { sw[15] }]; #IO_L21P_T3_DQS_14_Sch=sw[15]
set property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [get_ports { led[2] }]; #IO_L17N_T2_A25_15 Sch=led[2]
set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS33 } [get_ports { led[7] }]; #IO L18P T2 A12 D28 14 Sch=led[7] set_property -dict { PACKAGE_PIN V16 IOSTANDARD LVCMOS33 } [get_ports { led[8] }]; #IO L16N T2 A15 D31 14 Sch=led[8]
set property -dict { PACKAGE_PIN T15 | IOSTANDARD LVCMOS33 } [get ports { led[9] }]; #IO L14N T2 SRCC 14 Sch=led[9]
set_property -dict { PACKAGE_PIN U14 IOSTANDARD LVCMOS33 } [get_ports { led[10] }]; #IO_L22P_T3_A05_D21_14 Sch=led[10] set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCMOS33 } [get_ports { led[11] }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=led[11]
set property -dict { PACKAGE PIN V15 | IOSTANDARD LVCMOS33 } [get ports { led[12] }]; #IO L16P T2 CSI B 14 Sch=led[12]
set property -dict { PACKAGE_PIN V11 IOSTANDARD LVCMOS33 } [get_ports { led[15] }]; #IO_L21N_T3_DQS_A06_D22_14 Sch=led[15]
```

Synthesis Screenshot:





Video:

https://www.youtube.com/watch?v=GSd0Cs1k4wc

Reflection:

In this lab, we developed a Verilog module for the Nexys A7 100T Board. The goal of this lab was to read 16 switches that drives 16 LEDs. We accomplished this by creating a module named switch_led_interface, which includes a 16-bit input bus named sw and a 16-bit output bus named led. We then used a continuous assignment to map each switch to each LED. In the XDC file, we assigned pins corresponding to each switch and LED. Ex. Pin J15 (Switch) is our input wire, and pin H17 (LED) is our output wire.