California Polytechnic State University, Pomona

Department of Electrical and Computer Engineering

Digital Circuit Design Using Verilog Laboratory ECE 3300L

Lab 4



Switch-to-7-Segment Display Interface

By

Jetts Crittenden (ID# 015468128) and Evan Tram(#ID 016404570)

7/11/2025

Design:

For this lab, it is important to look at how the 7-segment displays are addressed. There are 8 outputs for each element of the 7-segment and 8 different anodes. By changing which anode value, we can select which display we want to turn on. Since all of the data pins are shared between all of the displays, we have to rapidly shift through the anodes and change the values of the pins, giving the illusion that all of the 7-segments are displaying simultaneously. This is called multiplexing. Our design works by taking the switch inputs as individual bits that control separate numbers that vary from 0-15. We then route these values through the left and right displays to show their decimal and hexadecimal value. This is achieved by using a lookup table for the 10's place to convert to BCD. We then have a counter that lessens the frequency at which it is updated in order to set the refresh rate to a visible level. This counter then selects digits 0-7 depending on the position of the counter, which then displays the individual digits.

Code:

```
`timescale 1ns / 1ps
module seg7 driver(
    input clk,
    input rst n,
    input [15:0] SW,
    output [15:0] LED,
    output reg [6:0] Cnode,
    output dp,
    output [7:0] AN
    );
    reg [19:0] tmp;
    wire [2:0] s;
    reg [3:0] digits [7:0];
    reg [7:0] AN tmp;
    assign dp = 1'b1;
    assign LED = SW;
    assign s = tmp[19:17];
    assign AN = AN tmp;
```

```
// Lookup tables for decimal conversion
reg [3:0] units lut [15:0];
always @(posedge clk or posedge rst n) begin
if (rst n) begin
    tens lut \lceil 4 \rceil = 16; units lut \lceil 4 \rceil = 4;
    tens lut[11] = 1; units lut[11] = 1;
    tens lut[12] = 1; units lut[12] = 2;
    tens lut[14] = 1; units lut[14] = 4;
// Update counter
always @(posedge clk or posedge rst n)
    if (rst n)
    else
// Update digit values from SW input
always @(posedge clk) begin
    digits[0] <= units lut[SW[3:0]];</pre>
    digits[1] <= tens lut[SW[3:0]];</pre>
    digits[2] <= units lut[SW[7:4]];</pre>
    digits[3] <= tens lut[SW[7:4]];</pre>
    digits[4] <= SW[3:0];</pre>
```

```
digits[5] <= SW[7:4];</pre>
    digits[6] <= SW[11:8];</pre>
    digits[7] <= SW[15:12];</pre>
// Select active digit
always @(posedge clk) begin
    case (s)
        3'd0: AN tmp <= 8'b111111110;
        3'd1: AN tmp <= 8'b111111101;
        3'd2: AN tmp <= 8'b11111011;
        3'd3: AN tmp <= 8'b11110111;
        3'd4: AN tmp <= 8'b11101111;
        3'd5: AN tmp <= 8'b11011111;
        3'd6: AN tmp <= 8'b10111111;
        3'd7: AN tmp <= 8'b01111111;
        default: AN tmp <= 8'b11111111;</pre>
    endcase
end
// 7-segment encoding
always @(posedge clk) begin
    case (digits[s])
        4'd0: Cnode <= 7'b1000000;
        4'd1: Cnode <= 7'b1111001;
        4'd2: Cnode <= 7'b0100100;
        4'd3: Cnode <= 7'b0110000;
        4'd4: Cnode <= 7'b0011001;
        4'd5: Cnode <= 7'b0010010;
        4'd6: Cnode <= 7'b0000010;
        4'd7: Cnode <= 7'b1111000;
        4'd8: Cnode <= 7'b0000000;
        4'd9: Cnode <= 7'b0011000;
        4'd10: Cnode <= 7'b0001000; // A
        4'd11: Cnode <= 7'b0000011; // b
        4'd12: Cnode <= 7'b1000110; // C
        4'd13: Cnode <= 7'b0100001; // d
        4'd14: Cnode <= 7'b0000110; // E
        4'd15: Cnode <= 7'b0001110; // F
```

```
default: Cnode <= 7'b1111111;
    endcase
    end
endmodule</pre>
```

XDC Snippet:

Switches 0 - 15 were set to be used along with the anode and cathode pins of the 7-segment displays. 16 LEDS were set to be used for the switch indicators.

```
set property -dict { PACKAGE PIN E3
                                       IOSTANDARD LVCMOS33 }
[get_ports { clk }]; #IO_L12P_T1_MRCC 35 Sch=clk100mhz
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5}
[get ports {clk}];
##Switches
set property -dict { PACKAGE PIN J15
                                       IOSTANDARD LVCMOS33 }
[get_ports { SW[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set property -dict { PACKAGE PIN L16
                                       IOSTANDARD LVCMOS33 }
[get ports { SW[1] }]; #IO L3N TO DQS EMCCLK 14 Sch=sw[1]
set_property -dict { PACKAGE_PIN M13
                                       IOSTANDARD LVCMOS33 }
[get ports { SW[2] }]; #IO L6N T0 D08 VREF 14 Sch=sw[2]
set_property -dict { PACKAGE_PIN R15
                                       IOSTANDARD LVCMOS33 }
[get ports { SW[3] }]; #IO L13N T2 MRCC 14 Sch=sw[3]
set_property -dict { PACKAGE_PIN R17
                                       IOSTANDARD LVCMOS33 }
[get ports { SW[4] }]; #IO L12N T1 MRCC 14 Sch=sw[4]
set_property -dict { PACKAGE_PIN T18
                                       IOSTANDARD LVCMOS33 }
[get ports { SW[5] }]; #IO L7N T1 D10 14 Sch=sw[5]
set_property -dict { PACKAGE_PIN_U18
                                       IOSTANDARD LVCMOS33 }
[get ports { SW[6] }]; #IO L17N T2 A13 D29 14 Sch=sw[6]
set property -dict { PACKAGE PIN R13
                                       IOSTANDARD LVCMOS33 }
[get_ports { SW[7] }]; #IO_L5N_T0_D07_14 Sch=sw[7]
set property -dict { PACKAGE PIN T8
                                       IOSTANDARD LVCMOS18 }
[get_ports { SW[8] }]; #IO_L24N_T3_34 Sch=sw[8]
set property -dict { PACKAGE PIN U8
                                       IOSTANDARD LVCMOS18 }
[get_ports { SW[9] }]; #IO_25_34 Sch=sw[9]
set property -dict { PACKAGE PIN R16
                                       IOSTANDARD LVCMOS33 }
[get_ports { SW[10] }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
set property -dict { PACKAGE PIN T13
                                       IOSTANDARD LVCMOS33 }
```

```
[get_ports { SW[11] }]; #IO_L23P_T3_A03_D19_14 Sch=sw[11]
set_property -dict { PACKAGE_PIN H6
                                       IOSTANDARD LVCMOS33 }
[get ports { SW[12] }]; #IO L24P T3 35 Sch=sw[12]
set property -dict { PACKAGE PIN U12
                                       IOSTANDARD LVCMOS33 }
[get ports { SW[13] }]; #IO L20P T3 A08 D24 14 Sch=sw[13]
set property -dict { PACKAGE PIN U11
                                       IOSTANDARD LVCMOS33 }
[get ports { SW[14] }]; #IO L19N T3 A09 D25 VREF 14 Sch=sw[14]
set_property -dict { PACKAGE_PIN V10
                                       IOSTANDARD LVCMOS33 }
[get ports { SW[15] }]; #IO L21P T3 DQS 14 Sch=sw[15]
## LEDs
set_property -dict { PACKAGE PIN H17
                                       IOSTANDARD LVCMOS33 }
[get_ports { LED[0] }]; #IO_L18P_T2_A24_15 Sch=led[0]
set property -dict { PACKAGE PIN K15
                                       IOSTANDARD LVCMOS33 }
[get_ports { LED[1] }]; #IO_L24P_T3_RS1_15 Sch=led[1]
set property -dict { PACKAGE PIN J13
                                       IOSTANDARD LVCMOS33 }
[get ports { LED[2] }]; #IO L17N T2 A25 15 Sch=led[2]
set_property -dict { PACKAGE_PIN N14
                                       IOSTANDARD LVCMOS33 }
[get ports { LED[3] }]; #IO L8P T1 D11 14 Sch=led[3]
set property -dict { PACKAGE PIN R18
                                       IOSTANDARD LVCMOS33 }
[get ports { LED[4] }]; #IO L7P T1 D09 14 Sch=led[4]
set property -dict { PACKAGE PIN V17
                                       IOSTANDARD LVCMOS33 }
[get_ports { LED[5] }]; #IO L18N T2 A11 D27 14 Sch=led[5]
set property -dict { PACKAGE PIN U17
                                       IOSTANDARD LVCMOS33 }
[get ports { LED[6] }]; #IO L17P T2 A14 D30 14 Sch=led[6]
set_property -dict { PACKAGE_PIN U16
                                       IOSTANDARD LVCMOS33 }
[get_ports { LED[7] }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
set property -dict { PACKAGE PIN V16
                                       IOSTANDARD LVCMOS33 }
[get_ports { LED[8] }]; #IO_L16N_T2_A15_D31_14 Sch=led[8]
set property -dict { PACKAGE PIN T15
                                       IOSTANDARD LVCMOS33 }
[get_ports { LED[9] }]; #IO_L14N_T2_SRCC_14 Sch=led[9]
set property -dict { PACKAGE PIN U14
                                       IOSTANDARD LVCMOS33 }
[get_ports { LED[10] }]; #IO_L22P_T3_A05_D21_14 Sch=led[10]
set property -dict { PACKAGE PIN T16
                                       IOSTANDARD LVCMOS33 }
[get_ports { LED[11] }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=led[11]
set property -dict { PACKAGE PIN V15
                                       IOSTANDARD LVCMOS33 }
[get_ports { LED[12] }]; #IO_L16P_T2_CSI_B_14 Sch=led[12]
set property -dict { PACKAGE PIN V14
                                       IOSTANDARD LVCMOS33 }
[get ports { LED[13] }]; #IO L22N T3 A04 D20 14 Sch=led[13]
set property -dict { PACKAGE PIN V12
                                       IOSTANDARD LVCMOS33 }
```

```
[get_ports { LED[14] }]; #IO_L20N_T3_A07_D23_14 Sch=led[14]
[get ports { LED[15] }]; #IO L21N T3 DQS A06 D22 14 Sch=led[15]
##7 segment display
set property -dict { PACKAGE PIN T10
                              IOSTANDARD LVCMOS33 }
[get ports { Cnode[0] }]; #IO L24N T3 A00 D16 14 Sch=ca
set property -dict { PACKAGE PIN R10
                              IOSTANDARD LVCMOS33 }
[get_ports { Cnode[1] }]; #IO_25_14 Sch=cb
set property -dict { PACKAGE PIN K16
                              IOSTANDARD LVCMOS33 }
[get_ports { Cnode[2] }]; #IO_25_15 Sch=cc
set property -dict { PACKAGE PIN K13
                              IOSTANDARD LVCMOS33 }
[get_ports { Cnode[3] }]; #IO_L17P_T2_A26_15 Sch=cd
set property -dict { PACKAGE PIN P15
                              IOSTANDARD LVCMOS33 }
[get_ports { Cnode[4] }]; #IO_L13P_T2_MRCC_14 Sch=ce
set property -dict { PACKAGE PIN T11
                              IOSTANDARD LVCMOS33 }
[get_ports { Cnode[5] }]; #IO_L19P_T3_A10_D26_14 Sch=cf
set_property -dict { PACKAGE_PIN L18
                              IOSTANDARD LVCMOS33 }
[get ports { Cnode[6] }]; #IO L4P T0 D04 14 Sch=cg
set property -dict { PACKAGE PIN H15
                             IOSTANDARD LVCMOS33 }
[get ports { dp }]; #IO L19N T3 A21 VREF 15 Sch=dp
set property -dict { PACKAGE PIN J17
                              IOSTANDARD LVCMOS33 }
[get ports { AN[0] }]; #IO L23P T3 FOE B 15 Sch=an[0]
[get_ports { AN[1] }]; #IO_L23N_T3_FWE_B_15 Sch=an[1]
set_property -dict { PACKAGE_PIN T9
                              IOSTANDARD LVCMOS33 }
[get_ports { AN[2] }]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
[get_ports { AN[3] }]; #IO_L19P_T3_A22_15 Sch=an[3]
[get_ports { AN[4] }]; #IO_L8N_T1_D12_14 Sch=an[4]
[get_ports { AN[5] }]; #IO_L14P_T2_SRCC_14 Sch=an[5]
[get_ports { AN[6] }]; #IO_L23P_T3_35 Sch=an[6]
[get ports { AN[7] }]; #IO L23N T3 A02 D18 14 Sch=an[7]
##Buttons
[get ports { rst n }]; #IO L9P T1 DQS 14 Sch=btnc
```


Simulation:

Test Bench Code:

```
`timescale 1ns / 1ps
module seg7_driver_tb(
    );
    reg clk_tb, rst_n_tb;
    reg [15:0] SW_tb;
    wire [15:0] LED_tb;
    wire [6:0] Cnode_tb;
    wire dp_tb;
    wire [7:0] AN tb;
    seg7_driver tb(
        .clk(clk_tb),
        .rst_n(rst_n_tb),
        .SW(SW_tb),
        .LED(LED_tb),
        .Cnode(Cnode_tb),
        .dp(dp_tb),
        .AN(AN_tb)
    );
    initial clk_tb = 0;
    always #5 clk_tb = ~clk_tb;
    task test_group(input [3:0] value, input integer group);
        begin
            SW_tb = 16'b0;
            case(group)
                0: SW_tb[3:0] = value;
                1: SW_tb[7:4] = value;
                2: SW_tb[11:8] = value;
                3: SW_tb[15:12] = value;
            endcase
            #40;
```

```
$display("SW[%0d:%0d] = %h, LED = %h, Cnode = %b, AN =
                group*4+3, group*4, value, LED tb, Cnode tb, AN tb);
    endtask
    integer w,x,y,z;
    initial
        begin
            SW_tb = 16'b0;
            rst_n_tb = 1;
            #40
            rst_n_tb = 0;
            #40
            for(w = 0; w < 16; w = w + 1)
                begin
                    test_group(w, 0);
                end
            for(x = 0; x < 16; x = x + 1)
                begin
                    test_group(x, 1);
                end
            for(y = 0; y < 16; y = y + 1)
                begin
                    test_group(y, 2);
                end
             for(z = 0; z < 16; z = z + 1)
                begin
                    test_group(z, 3);
                end
            $finish;
        end
endmodule
```

Sample Waveform:



In this simulation, the refresh rate is adjusted to be faster so it can be captured by the simulation window. You can see that the anodes rapidly turn on and off sequentially in order to display all of the decimal and hex values. In hardware, the refresh rate is much slower for it to be visible to the eye.

Implementation: Resource utilization table(s):

Site Type	Used	Fixed	+ Prohibited +	Available	Util%
Slice LUTs*	. 22				
LUT as Logic	22	0	1 0	63400	0.03
LUT as Memory	0	0	I 0	19000	0.00
Slice Registers	59	0	I 0	126800	0.05
Register as Flip Flop	59	0	I 0	126800	0.05
Register as Latch	0	0	I 0	126800	0.00
F7 Muxes	4	0	I 0	31700	0.01
F8 Muxes	0	0	I 0	15850	0.00
+	+	+	+	+	++

Look Up Tables Used: 22 total, all for logic Memory LUTs: 0 used

Registers:

Used: 59 flip-flops Latches: 0 used

Muxes:

F7 Muxes: 4 used F8 Muxes: 0 used

Timing summary:

Design Timi	ing Summary				
WNS (ns)	TNS (ns)			-	WHS (ns)
6.045	0.000		0	43	0.253
HS (ns)	THS(ns) 1	HS Failing Endpoints	THS Total Endpo	ints	WPWS (ns)
0.253	0.000	0		43	4.500

WNS (Worst Negative Slack): 6.045 ns TNS (Total Negative Slack): 0.00 ns WHS (Worst Hold Slack): 0.253 ns

PWWS (Worst Pulse Width Slack): 4.500 ns Period: 10 ns - Worst Slack Under clock period

Group video link:

https://youtu.be/24z85Tas4oo?si=Gn3qJsFoKFkw4eSZ

Contributions:

Contributions on this lab were equivalent. Both lab members worked on the testbench and the main module. Much discussion was on the digit implementation and how to organize the display and debug the testbench timing. The demo video was recorded by Jetts Crittenden, and the testbench waveform was captured by Evan Tram. Both team members worked on the lab report.