ECE 3300L.01 - Lab 5

BCD Up/Down Counter on 7-Segment Display

Professor Mohamed Aly Group Q: Kevin Tang(015429622) & Jared Mocling(015215057)


July 21th, 2025

Objective:


- Design a two-digit BCD up/down counter in Verilog-HDL.
- Implement a clock-divider with a 32-bit counter + 32×1 Mux and 5 SW speed select.
- Control counting direction via BTN1 (Up/Down) and reset via BTN0.
- Drive a dual-digit 7-segment display using multiplexing.
- Deploy on Nexys A7: simulate, synthesize, program, and test.

Testbench Waveform:


Clock Divider




Mux 32x1



BCD Counter



7 Segment Display




Top module



Utilization/Implementation:

Resource	Utilization	Available	Utilization %
LUT	28	63400	0.04
FF	56	126800	0.04
Ю	36	210	17.14



Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.127 W

Design Power Budget: Not Specified

Process: typical

Power Budget Margin: N/A

Junction Temperature: 25.6°C

Thermal Margin: 59.4°C (12.9 W)

Ambient Temperature: 25.0 °C


Effective ϑJA: 4.6°C/W

Power supplied to off-chip devices: 0 W

Launch Power Constraint Advisor to find and fix

invalid switching activity

Confidence level:



Contributions:

Jared Mocling (50%) - board demo, compiled code, report. Kevin Tang (50%)- compiled code, simulation code, Synthesis reports, report