## BATTERY INPUTS / SERIES LINK + RESERVOIR

12V BATTERY / UPPER

12V BATTERY / LOWER

6 x 22uF / 50V / 2220 reservoir

Local 1uH bypass

Series: In upper battery, -Ve lower battery. pin 1 %, pin 2 +.

Single 24 V PSU: + to VA_1, - to -25L2. Have VA_2 / -25L1 unused.

BAT_MID_12V: joins /4.2 to /30.1 only. It is not board ground.

## 24 V TO 12 V / DRIVER BIAS

LM2614QDISSRQ1/NOPB

LM2614QDISSRQ1: shielded inductor inside the module.

Vout: approx. 12.5 V at / 24 V off; soft start 5.07 ms.

Output bank: verify DC-biased capacitance before release.

2 A device rating. thermal / load qualification pending.

## 24 V TO 5 V / LOGIC

LM2614QDISSRQ1/NOPB

LM2614QDISSRQ1: shielded inductor inside the module.

Vout: approx. 12.5 V at / 24 V off; soft start 5.07 ms.

Output bank: verify DC-biased capacitance before release.

2 A device rating. thermal / load qualification pending.

## ANALOG + LOGIC SUPPLIES

AP1117-3.3

## SHARED −5 V / CHARGE PUMP

TPS60403DBVR

250 kHz charge pump; 10R/10uF ripple filter.

Negative rail feeds both rectifiers and the AUX buffers.

## MOUNTING

M1 M2 M3 M4 M5

## DAUGHTERBOARD / FPGA + ESP32

ESP32-S3-WROOM-1-N4/N32

ESP32S3(2.4G-WiFi+BLE)

## DESIGN NOTES

Input wiring: see BATTERY INPUTS / SERIES LINK + RESERVOIR.

Values and power-stage thermal performance require validation.

## AUX 1 / UNITY BUFFER

SN74LVC1G17DBVR

BAV199,215

OPA4170IDGKR

1k / 2.2uH, 72 kHz nominal; MCI-side 100R / 1nF follows.

1M IC load; shared return; powered operation only.

## AUX 2 / UNITY BUFFER

SN74LVC1G17DBVR

BAV199,215

OPA4170IDGKR

1k / 2.2uH, 72 kHz nominal; MCI-side 100R / 1nF follows.

1M IC load; shared return; powered operation only.

## AUX 3 / UNITY BUFFER

SN74LVC1G17DBVR

BAV199,215

OPA4170IDGKR

1k / 2.2uH, 72 kHz nominal; MCI-side 100R / 1nF follows.

1M IC load; shared return; powered operation only.

## AUX 4 / UNITY BUFFER

SN74LVC1G17DBVR

BAV199,215

OPA4170IDGKR

1k / 2.2uH, 72 kHz nominal; MCI-side 100R / 1nF follows.

1M IC load; shared return; powered operation only.

## USB-C / PROGRAMMING ONLY

USB-C / PROGRAMMING ONLY

USB4125-03-A

PROGRAMMING ONLY — power the controller from its normal supply.

USB VBUS is isolated from VA_IN. No USB-PD or USB-C/PPT bridge.

ESD protection: ±12V / 15P ESP32. Ethernet must monitor this board.

ALTER = 0=; 47/47 = 1=. Each 51 pin has its own 5.1k pulldown.

## ADC / AD7606C-16

AD7606C-16BSTZ

0521H0=111: software mode

Configure ranges and high bandwidth before capture.

## ANALOG INPUTS / ADC RC FILTERS

AUX 1 / 0–5V

AUX 2 / 0–5V

AUX 3 / 0–5V

AUX 4 / 0–5V

CH1–16, AUX1, AUX2, AUX3, AUX4 / 0–5 V. 1MΩ/6.1pF || 51Ω/4.8V CAT 2.

100R / 1nF: 19K filtering. not anti-alias filtering.

## ADC / LOCAL BYPASS + REFERENCE

AVCC / one local capacitor at each supply pin

VDRIVE

REFCAP_A and REFCAP_B are internal-regulator outputs; bypass only.

REFCAP pins may help share CA. REF pin A2 uses CB.

## LOCAL POWER + BRIDGE LEG INDICATORS

Each bridge lamp senses its switching node through 12k: no FPGA status pins.

1N4148W protects each LED from negative switching-node excursions.

Brightness follows positive duty cycle: not a fault, enable or current monitor.

## CST 1 / INPUT + PRECISION RECTIFIER

J42 CST SE1206A4MY

NOR ≥4700Ω / 2A CMC

BAV199,215

1N4148W-1/TR

## CST 2 / INPUT + PRECISION RECTIFIER

J43 CST 2 SE1206A4MY

NOR ≥4700Ω / 2A CMC

BAV199,215

1N4148W-1/TR

## CST 1 / PHASE COMPARATOR + REFERENCE

SN74LVC1G04DBVR

BAT54W,215

Sphase = 1.65 V + Kv·(Q · compare with CTS_MID.

22pF CM: filter; dont interval comparator hysteresis.

Timing threshold + delay must be calibrated versus amplitude.

Phase midpoint: 1.65 V. Wait >=100 ms after rails stabilize before arming.

## CST 2 / PHASE COMPARATOR + REFERENCE

SN74LVC1G04DBVR

BAT54W,215

Sphase = 1.65 V + Kv·(Q · compare with CTS_MID.

22pF CM: filter; dont interval comparator hysteresis.

Timing threshold + delay must be calibrated versus amplitude.

Phase midpoint: 1.65 V. Wait >=100 ms after rails stabilize before arming.

## CST 1 / LOCAL BYPASS

VA5/VA1 positive supply

Phase comparator supply bypass

## CST 2 / LOCAL BYPASS

VA5/VA1 positive supply

Phase comparator supply bypass

## GDT 1 / FPGA COMMAND DAMPING

FPGA owns enable, zero-current shutdown, deadtime and flux balance.

## GDT 1 / FULL BRIDGE + GATE BIAS

VCC1=15V

VCC2=15V

## GDT 2 / FPGA COMMAND DAMPING

FPGA owns enable, zero-current shutdown, deadtime and flux balance.

## GDT 2 / FULL BRIDGE + GATE BIAS

VCC1=15V

VCC2=15V

| | |
|---|---|
| Sheet: / | |
| File: tesla_coil_controller.kicad_sch | |
| Title: Tesla coil controller / sensing, control and power | |
| Size: A1 | Date: 2026-04-19 |
| KiCad 9.0.6 | Rev: R0 — NOT FOR FABRICATION |