



Inspiring Excellence

## BRAC UNIVERSITY

CSE 350: Digital Electronics and Pulse techniques

Exp-03: Study of a TTL NAND gate with totem pole output

---

Name:	Section:
ID:	Group:

### **Objectives**

1. Building standard TTL NAND Gate.
2. Measure the voltages and verify the circuit.

### **Equipment and component list**

#### *Equipment*

1. Digital Multimeter
2. DC power supply

#### *Component*

- NPN Transistor (C828) - x5 pieces
- Diode 1N4003 - x1 piece
- Capacitor -  $4.7 \mu\text{F}$  - x1 piece
- Resistors -
  - ❖  $4 \text{ K}\Omega$  - x1 piece
  - ❖  $1.5 \text{ K}\Omega$  - x1 piece
  - ❖  $1 \text{ K}\Omega$  - x1 piece
  - ❖  $100 \text{ K}\Omega$  - x1 piece

## Task-01: TTL NAND gate

### THEORY

In this task, we will implement a Transistor-Transistor Logic (TTL) NAND gate with a totem-pole output. Transistor-Transistor Logic, or TTL, refers to the technology for designing and fabricating digital integrated circuits that employ logic gates consisting primarily of bipolar transistors. TTL is the successor of diode-transistor logic (DTL), overcoming the main problem associated with DTL, i.e., lack of speed. TTL provides faster switching compared to DTL; in fact, TTL is the fastest saturated logic family. Figure 1 shows a basic 2-input TTL NAND gate with a totem-pole output.




Fig 1: TTL NAND Gate

If any of the inputs A and B is LOW (0.2V), transistor  $Q_1$  and/or  $Q_2$  will operate in saturation mode and  $V_2$  node will have a voltage of  $0.2V + V_{CE(sat)} = 0.4V$  which causes transistors  $Q_3$  and  $Q_4$  to be in cut-off mode. Now, node  $V_4$  has 5V while  $V_6$  is obviously less than 5V because of voltage drop in  $R_4$  and  $Q_5$  will operate in forward-active mode which means  $V_{CE}$  of  $Q_5$  is 0.7V. As the diode  $D_1$  has a conducting voltage drop of 0.7V and  $V_Y$  will be  $V_4 - 0.7 - 0.7 = 3.6V$  approximately which we shall consider as high voltage in output. When both inputs are HIGH (5V), transistors  $Q_1$  and  $Q_2$  will

operate in reverse-active mode. In this case, transistors Q3 and Q4 will be in saturation which ensures that  $V_{CE}$  of Q4 is 0.2V and thus the output is 0.2V (LOW).

The most basic TTL circuit has a single output transistor configured as an inverter with its emitter grounded and its collector tied to  $V_{CC}$  with a pull-up resistor, and with the output taken from its collector. Most TTL circuits, however, use a totem pole output circuit, which replaces the pull-up resistor with a  $V_{CC}$ -side transistor sitting on top of the output transistor. The emitter of the  $V_{CC}$ -side transistor (whose collector is tied to  $V_{CC}$ ) is connected to the collector of the output transistor (whose emitter is grounded) by a diode. The output is taken from the collector of the output transistor.

As mentioned earlier, TTL has a much higher speed than DTL. This is due to the fact that when the output transistor (Q4 in Figure 1) is turned off, there is a path for the stored charge in its base to dissipate through, allowing it to reach cut-off faster than a DTL output transistor. At the same time, the output capacitor is charged from  $V_{CC}$  through Q5 and the output diode ( $D_1$ ), allowing the output voltage to rise more quickly to logic '1' than in a DTL output wherein the output capacitor is charged through a resistor.

## **Procedure:**

1. Connect the circuit as shown in Figure 1.
2. Observe the output for all possible input combinations and fill up table-1.

## **Data Table**

$V_A$ (V)	$V_B$ (V)	$V_1$ (V)	$V_2$ (V)	$V_3$ (V)	$V_4$ (V)	$V_5$ (V)	$V_6$ (V)	$V_Y$ (V)

Table 1: Table for TTL NAND gate

---

*Signature*

## **Report**

Please answer the following questions briefly in the given space.

1. Why is totem-pole output used in place of a passive pull-up resistor?

**Ans.**

2. What is the function of the  $Q_3$  transistor (phase-splitter)?

**Ans.**

3. What may happen if diode  $D_1$  is not used in the circuit?

**Ans.**

4. What is the mode of operation of the  $Q_5$  transistor when output is HIGH?

**Ans.**

5. Draw the active portion of the circuit when output is LOW.

**Ans.**

6. What is the operating mode of the  $Q_1$  and  $Q_4$  transistors when Input A is **LOW**? Verify using experimental data.

**Ans.**

7. Write a discussion and include the following: your overall experience, accuracy of the measured data, difficulties experienced, and your thoughts on those.