
Delay

Q1.

Part1: The Texas Instrument company's analog engineers are designing a CMOS 3- input NAND gate considering delay and power consumption. They have chosen GaN semiconductor which has  $\mu_n = 3\mu_p$ .

They have **fixed** the width scaling factor  $k_n = 2$  for **NMOS** transistors and want to meet **equal** fall and rise resistance. Later, they are informed that the **NAND** gate will drive a total load of three **NOT** gates and two **OR** gates.

**Part 2:** There is a **RC** tree network given below.



(a)	Find the width scaling factor for PMOS $(k_p)$ to meet the rise and fall resistance specification.	[2]
(b)	<b>Draw</b> the <b>RC</b> equivalent circuit of the <b>NAND gate</b> considering the loads are not connected. <b>Use</b> the <b>Elmore delay</b> model to find the expressions for $t_{cdr}$ , $t_{pdr}$ , $t_{cdf}$ , and $t_{pdf}$ .	[7]
(c)	If each <b>NOT</b> gate and <b>OR</b> gate load contributes 3 <i>C</i> , 5 <i>C</i> unit capacitance respectively, then after connecting the load estimate how many times slower the <b>NAND</b> gate output will operate compared to load disconnected condition considering <b>propagation</b> delay rising for both cases.	[3]
(d)	In Part2, if the $R_1$ , $R_2$ , $R_3$ , $R_4$ and $R_6$ path is <b>on</b> then estimate the <b>worst case</b> rising delay using <b>Elmore delay</b> model associated with $V_{in}$ to be propagated to $V_{out}$ .	[3]