CSE 460: VLSI Design

Lecture 9: Finite State Machines (part 2)

Clock cycle: t₀ t₁ t₂ t₃ t₄ t₅ t₆ t₇ t₈ t₉ t₁₀ w: 0 1 0 1 1 0 1 1 0 1 1 0 1 2: 0 0 0 0 0 1 0 0 1 1 0 0

Figure 6.22 Sequences of input and output signals.

Steps->

- ➤ State diagram
- > State table
- > State assigned table
- ➤ K-map
- > Circuit




Figure 6.23 State diagram of an FSM that realizes the task in Figure 6.22.

Steps->

- > State diagram
- > State table
- > State assigned table
- ➤ K-map
- > Circuit

Present	Next	state	Output z			
state	w = 0	w = 1	w = 0	w = 1		
A	A	В	0	0		
В	Α	В	0	1		

Figure 6.24 State table for the FSM in Figure 6.23.

Present	Next	state	Output			
state	w = 0	w = 1	w = 0	w = 1		
У	Y	Y	z	z		
0	0	1	0	0		
1	0	1	0	1		

Α

Figure 6.25 State-assigned table for the FSM in Figure 6.24.


Steps->

- ➤ State diagram
- > State table
- > State assigned table
- ➤ K-map
- > Circuit


Note that,

$$> Y = f(w,y)$$

$$> z = f(w,y)$$



$$Y = w$$



$$z = wy$$


Steps->

- > State diagram
- > State table
- > State assigned table
- \succ K-map (Y and z)
- > Circuit

Note that,


$$> Y = f(w,y)$$

$$> z = f(w,y)$$




Steps->

- > State diagram
- > State table
- > State assigned table
- ➤ K-map
- > Circuit



Important:

In Mealy Type FSM, you do not need to declare a separate state for your final output (for this example: no separate state for '101' is required). After getting your output z = 1, you will start your 2^{nd} loop (Start finding z=1 for the 2^{nd} time).



Example 5:

1. A finite state machine that has to generate z = 1 when the previous four values of input w were 1001 or 1111; otherwise, z = 0. Overlapping input patters are allowed. The machine also has a negative reset. An example of the desired behavior is

w : 0101 1110 0110 0111 11


z : 0000 0010 0100 0100 11

- (a) **Design** the state diagram. Mark your reset states and transitions clearly. Is this machine Mealy type or Moore type?
- (b) Derive the assigned table and write the Verilog code to implement the following 4 FSM.
- (c) Validate your answer with the appropriate input and output waveforms on a timing diagram. Include all possible combinations of the input (w).

Solution:


The Machine is Mealy type
My Reset state is A State
W = Input Sequence
Z = Output

Format is W/Z



1	Present	Next Sta	ite [Dut pot	
1	state	W=0	W= 31	W=0	W=1
T	A	A	B	.10	0
-	В	C	E	6	Ø
T	•	D	B	0	D
	D	4	B	0	. 1
-	E	OF C	Put	O	0
-	F	C	F	6	1 1
	65.4				1

State Assigned Table:



Prosent	Next 5	tate	out	Put
state	W=0	W=2	W=0	W=1
000	000	001	6	0
001	010	100	O	0
010	0 11	001	0	σ
0 1 1	000	001	0	. 1
100	010	101	0	0
101	016	101	o	1
				1


Example 6:

The i	npu	nput-output behavior of a sequence detector FSM is given below.																	
CLK	t ₁	t_1 t_2 t_3 t_4 t_5 t_6 t_7 t_8 t_9 t_{10} t_{11} t_{12} t_{13} t_{14} t_{15} t_{16} t_{17} t_{18}																	
w	1	0	0	1	1	1	0	0	0	0	0	0	0	0	1	0	0	0	
z	0	1 0 1 0 0 1 0 0 0 0 0 0 1 1 0 0																	
(a)	(a) Identify the sequence and the type of FSM for the above input-output combinations. [Hint: The above table contains two sequences]										1+1								
(b)	Design the state diagram, the state table, and the gray-encoded state assigned table. [Overlapping allowed].										3+2+								
(c)	Determine the logic expressions of the next state and output variables using k-maps.											6							

^{**} Alternating 0 and 1

^{**} Two consecutive inputs are different

Solution:



Porsent	Next "	State	Ontbat 5		
State	he O	w=1	W=0	w=1	
A	B	A C	O	0	
В	B	*c	O	1	
	В	C	1	0-	

1	PI	agent ate	" Next	Stute	out p	1270: 57
	5	rate	W=O	W=1	W=0/	W=1
		0	01	11	0	0
-	Ć	5 1	01	11	O	1
	1	1	01	11	1	0

Gray Encoding

Example: 07: Double input FSM


Consider a sequential circuit with two inputs (u1 & u2) and a single output, z.

CLEO is a prestigious conference where researchers from all over the world submit their research articles. These articles are handled by an Editor and a Reviewer. They review each article independently, and either approve a submitted article (denoted by 1) or reject it (denoted by 0). The decisions of the Editor are given by a bit stream, u1, whereas the decisions of the Reviewer are given by u2. If for three consecutive articles, both of their decisions are the same (i.e. u1 = u2 for three consecutive clock cycles), then they receive a consistency reward (z = 1) from the conference committee after a period.

Here, the decisions of the Editor & the Reviewer for a number of submitted articles & their corresponding reward instances are given below:

u1	0	1	1	0	1	1	1	0	0	0	1
u2	1	1	1	0	0	0	1	0	0	1	1
z	0	0	0	0	1	0	0	0	0	1	0

(a)	What type of FSM would you need for the given problem?	1
(b)	Design the state diagram for the corresponding FSM.	4
(c)	Derive the state-assigned table from your state diagram in (a).	4
(d)	Evaluate the <u>next state</u> & <u>output</u> logic expressions to implement the FSM & calculate the number of flip-flops required for the circuit implementation. (You don't need to draw the circuit implementation.)	5 + 1



Example: 08: Double input FSM


A car was in a stand still condition. To *start* the car, a start/stop button, w should be pressed. An output, z = 1 confirms that the car is <u>moving</u> (accelerating) or <u>running</u> (optimum constant speed).

- If w =0, the car should remain <u>still</u> initially. For, w=1, the car should start <u>moving</u> (if it was <u>still</u>) or stop (if it has just started <u>moving</u>, but not <u>running</u> yet).
- Once moving, the car should reach the optimal speed within two consecutive clock cycles without pressing the start/stop button, w.
- After two cycles, it will automatically gain the optimal speed to keep <u>running</u>. The
 car should maintain its speed independent of the value of w while <u>running</u>.
- The break, b can only be pressed for an emergency stop while <u>running</u>. If the car is <u>still</u> or <u>moving</u>, break, b can be ignored.

[Hint: The system has two inputs: w, b and one output: z]

(a)	Design the state diagram for the given FSM. [The FSM should be Moore type.]	5
(b)	Derive a state table and the state-assigned table from (a) using the gray-encoding technique.	4
(c)	Determine the logic expressions of the next state and output variables using k-maps.	6

Example: 08: Double input FSM




Example: 09: Double output FSM

CLK	1	2	3	4	5	6	7	8	9	10	11	12	13
w	0	1	0	1	0	0	0	0	1	1	0	0	1
Z 1	0	0	1	1	1	1	0	0	0	1	0	1	0
Z2	0	0	0	0	0	0	1	1	1	0	1	0	1

Solution: Moore Type FSM

For, w = 01 or 10, Z1 = 1 and Z2 = 0

For, w = 00 or 11, Z1 = 0 and Z2 = 1



Present State (Y ₂ Y ₁ Y ₀)		State I_1M_0)	Output		
	W = 0	W = 1	Z_2	Z_1	
A(000)	В	D	0	0	
B(001)	С	F	0	0	
C(010)	С	F	1	0	
D(011)	E	G	0	0	
E(100)	С	F	0	1	
F(101)	E	G	0	1	
G(110)	Е	G	1	0	
H(111)	d	d	d	d	

Example: 10: Double output FSM


CLK	1	2	3	4	5	6	7	8	9	10	11	12	13
w	0	1	0	1	0	0	0	0	1	1	0	0	1
Z 1	0	0	1	0	1	0	0	0	0	1	0	0	0
Z2	0	0	0	0	0	0	1	1	1	0	0	0	1

Solution: Moore Type FSM

For,
$$w = 01$$
, $Z1 = 1$ and $Z2 = 0$

For,

$$w = 00$$
, $Z1 = 0$ and $Z2 = 1$



Example: 11: Double output FSM


CLK	1	2	3	4	5	6	7	8	9	10	11	12	13
w	0	1	0	1	0	0	0	0	1	1	0	0	1
Z1	0	0	1	0	1	0	0	0	0	1	0	0	0
Z2	0	0	0	1	0	1	0	0	0	0	0	1	0

Solution: Moore Type FSM

For,

$$w = 01$$
, $Z1 = 1$ and $Z2 = 0$

For,
$$w = 10$$
, $Z1 = 0$ and $Z2 = 1$



Encoding Schemes (State Assignment)

Consider a state assigned table below:

	Present	Next s		
	state	w=0 $w=1$		Output
	<i>y</i> 2 <i>y</i> 1	<i>Y</i> ₂ <i>Y</i> ₁	Y_2Y_1	
A	00	00	01	0
В	01	00	10	0
C	10	00	10	1
	11	dd	dd	d

Schemes->

- **➤** Binary encoding
- ➤ Gray encoding
- ➤ One-hot encoding

Encoding Schemes (State Assignment)

Consider another state assigned table below:

	Present	Next s			
	state	w=0	w=1	Output	
	y 2 y 1	<i>Y</i> ₂ <i>Y</i> ₁	$Y_2 Y_1$		
A	00	00	01	0	
В	01	00	11	0	
C	11	00	11	1	
	10	dd	dd	d	

Schemes->

- ➤ Binary encoding
- **➤** Gray encoding
- ➤ One-hot encoding

Decimal Number	4 bit Binary Number	4 bit Gray Code		
	ABCD	$G_1G_2G_3G_4$		
0	0000	0000		
1	0001	0001		
2	0010	0011		
3	0011	0010		
4	0100	0110		
5	0 1 0 1	0111		
6	0110	0101		
7	0 1 1 1	0100		
8	1000	1100		
9	1001	1101		
10	1010	1111		
11	1011	1110		
12	1100	1010		
13	1101	1011		
14	1110	1001		
15	1111	1000		

Encoding Schemes (State Assignment)

Consider another state assigned table below:

	Present	Next		
	state	w = 0	w = 1	Output
	$y_3 y_2 y_1$	$Y_3Y_2Y_1$	$Y_3Y_2Y_1$	Z
A	0 0 1	0 0 1	010	0
В	010	0 0 1	100	0
C	100	0 0 1	100	1

Schemes->

- ➤ Binary encoding
- ➤ Gray encoding
- **➤** One-hot encoding

How many flipflops are required? Ans: 3