Delay Components

Usually the delay consists of two major components

- The parasitic delay is the time for a gate to drive its own internal diffusion capacitance
- The effort delay depends on h and is the time for a gate to drive the load capacitance

In the last example, t_{pdf} was found to be (12 + 5h)RC or 12*RC + 5h*RC, where:


- 12*RC is the parasitic delay component
- 5h*RC is the effort delay component

Elmore Delay


Estimate $t_{pdf'}$ $t_{pdf'}$ $t_{cdf'}$ and t_{cdr} for the 3-input NAND gate from Example 2 if the output is loaded with h identical NAND gates

- t_{pdr} is the worst case rising delay
 - 2 inputs 1, 1 input 0 (A=1, B=1, C=0)
 - Nodes Y, n2 & n1 all have to charge
- The Elmore delay for the rising output is the sum of these RC products
- $t_{pdr} = ((9 + 5h)C)(R) + (3C)(R) + (3C)(R)$ = (15 + 5h)RC

Here, the calculated Elmore delay is conservative and the actual delay is somewhat faster



At any moment, an electronic element has (1) a corrent through the element I(t)



- 2) a voltage across the element V(t)
- (3) the relationship between I and V is called the I-V characteristics (usually governed by some law)

Instantaneous power

The instantaneous power P(t) consumed or supplied by a circuit element

$$P(t) = V(t) I(t)$$

Energy

The energy consumed or supplied over some time interval T', $E = \int P(t)dt$

Average power

The average power over this interval "T", $P_{avg} = \frac{E}{T} = \frac{1}{T} \int P(t) dt$

txamples


Resistor

$$F = \int_{0}^{T} P(t)dt = \int_{0}^{T} v_{00} I_{00}(t)dt$$

$$I_C = C \cdot \frac{dV_C}{dt}$$

$$E = \int_{V_{c}(t)}^{T} V_{c}(t) c \frac{dv_{c}}{dt} dt$$

$$= \int_{0}^{V_{c}} C V_{c}(t) dv_{c} = \frac{1}{2} C V_{c}^{2}$$




$$E_{V_{00}} = \int_{0}^{\infty} I(t) V_{00} dt = V_{00} \int_{0}^{\infty} C_{1} \frac{dV_{0}}{dt} dt = V_{00} \cdot C_{1} \cdot V_{00}$$

$$= C_{1} V_{00}^{2} dt$$

Case 2:
$$V_{9n}: 0 \rightarrow 1$$
 $V_{oit}: 1 \rightarrow 0$

Capacitor: Discharging to and through nows



Switching power of (MOS:

VOO charging & discharging C

Suppose, gate switches at some avererage frequency "fsw" over some time "T".

. The load capacitor (C) will be drarged and discharged: for T times

The load capacitor (C) will be charged and discharged: fsw. T times smithed

Energy required to charge & discharge a capacillar (C) with supply (VDD) once: CVD2

Total energy required for switching, Eswitching = fswt. CVDD2

Average power dissipated during this period, Psynthing = Eswitching = fout CVDD = four CVD

Define $\alpha = \frac{f_{SN}}{f}$ where f is the clock frequency, α is activity factor

Pswitching = fsw. CVDD = &f CVDD

Pswitching = xfCVDD C → capacitance f → dozk frequency α → activity factor

VDD → supply voltage

Sources of power dissipation:


1) Dynamic power dissipation

- charging & discharging load capacitances as gates switch Pswitching
- -> "short-circuit" corrent when the PUN & PDN are momentarily "ON" Pshortcircuit

Paynamic = Pswitching + Pshortzircuit

2) Static power dissipation:

- -> subthreshold leakage through "Off" transistors Isub
- → gate leakage through gate dielectric insulator Igate
- -> junction leakage from source/drain diffusions I junct
- -> contention corrent in rational circuits I contention





A digital system-on-chip in a 1 V 65 nm process (with 50 nm drawn channel lengths and $\lambda = 25$ nm) has 1 billion transistors, of which 50 million are in logic gates and the remainder in memory arrays. The average logic transistor width is 12 λ and the average memory transistor width is 4 λ. The memory arrays are divided into banks and only the necessary bank is activated so the memory activity factor is 0.02. The static CMOS logic gates have an average activity factor of 0.1. Assume each transistor contributes 1 fF/μm of gate capacitance and 0.8 fF/μm of diffusion capacitance. Neglect wire capacitance for now (though it could account for a large fraction of total power). Estimate the switching power when operating at 1 GHz.

logic transistor

 $N_{logic} = 50 \times 10^6$ $V_{00} = 10$

memorily transistar

$$V_{DD} = 1V$$

$$\lambda = 25 \text{ nm}$$

$$W_{logic} = 12 \lambda$$

$$= 1.8 ff / um \times 12 \times 25 \times 10^{3} um) = 1.8 ff / um \times 4$$

$$= 1.8 ff / um \times 12 \times 25 \times 10^{3} um) = 1.8 ff \times 4 \times 25$$

$$= 0.54 ff = 0.18 ff$$

$$V_{00} = 1V$$

$$\lambda = 25 nm$$

$$W_{mem} = 4A$$

$$X_{mem} = 0.02$$

total cap. I from = 1.8 X Wmen = 1.89F/m x 42 = 1.8fex4 x25x10

Pswitching (nem) =
$$\alpha_{men}$$
 Cmem. fv_{DD}^2
= $0.02 \times 950 \times 10^6 \times 0.18$
 $\times 10^{-15} \times f \times v_{DD}^2$

Suppose the technology you are using to design a VLSI system has $\lambda = 80$ nm, a clock frequency of 5 MHz, and a supply is 5 V. The chip you are designing has 5 million transistors, of which 1 million remain active at any given time. The activity factor is defined by the fraction of total components which remain active. The gate and diffusion capacitances are 12 fF/ μ m and 5 fF/ μ m, respectively for all the 5 million transistors. The gate width is 20 λ . You also obtain the following power consumption data:

- Short circuit power = 0.5 W
- Leakage power = 0.01 W
- Subthreshold power = 0.02 W

The acceptable TOTAL power consumption of a chip is 3 W.

- (a) Find the activity factor and load capacitance of the system described above.
- (b) Calculate the switching power consumption of the chip.
- (c) Calculate the dynamic and static power of the chip. Thereafter calculate the TOTAL power consumption.
- (d) Is the TOTAL power consumption within the acceptable range? If not, find the maximum clock frequency to keep the TOTAL power within the acceptable range?
- (e) For a 10-input NAND gate, what should be the ratio of width scaling factors $-k_p/k_n$ for the NMOS and PMOS to keep the rise and fall resistances equal?

4 no. Anra a) out of & million transitions only 1 million transit active only 1 million transition so, activity valetors = Tomillion pate width, w = 20 4x)


Load capacitance, bad unit x = (12+5) f =/mm × 20 h = 174F/Um×20×10 = 174F/Um×20×10 Cload total 2012 a 1.36×10°C f=5×10°E = 0.2 × 0.02 72 /x (5) x 5 x 106 = 0.2 × 0.02 72 /x (5) x 5 x 106 680000 watt 3 4 x

Polynamia = Promitching + Pohoritainanit
= (3.4 + 0.18) W tatic = Preak + Pouls = 0.02 + 0.01 + 0.02 = 0.03 W = 0.03 W

Ptotal - Paymamia + Potatic : 3.9 +0.03 (03) = \$ 3.93 \ (d) No. It is not in acceptable range. For keep in power trang we meed to find the Powitching Re acceptable, favileting = Ptotal Potatic cinemit =(3-0.03-0.5)~ = 2.47 W

Q3. [CO3, CO4] - Marks 10

Consider the following logic circuit, which is being driven by a system frequency of 1 GHz and a supply voltage of 3.2 V. The inputs to the circuit are A, B, C, and D, while the output node is Y. N1 and N2 are two intermediate nodes. The activity factors of nodes N1, N2, and Y with respect to the system frequency are given in table 1. The input and output capacitances of the individual logic gates are listed in table 2.



Idbic 1

Node	Activity factor	
N ₁	1/4	
N ₂	$\frac{1}{4}$	
Υ	15 16	

Table 2

Gate	Input capacitance	Output capacitance
NAND-2	4 pF	6 pF
NOR-2	5 pF	6 pF

- 1 GHz = 10⁹ Hz
- 1 pF = 10⁻¹² F

- (a) Find out the total capacitances at nodes N1, N2, and Y. [3]
- (b) Compute the total switching power of the logic circuit, assuming no power is being consumed at nodes A, B, C, and D. [8]
- (c) Prove that a pMOS transistor cannot properly pass a low voltage signal (corresponding to a logical 0). [4]

However, he has messed up the layout design of a 3-input NOR gate (Figure 2(a)) because of which, the NOR gate has <u>an equivalent rise resistance that</u> is four times its equivalent fall resistance. Also, the NOR gate's <u>equivalent rise resistance is twice the rise resistance of a unit inverter</u> for that design process. But at least he made sure to keep the source-drain terminals shared where possible to reduce capacitance. The gate capacitance and parasitic (diffusion) capacitance of are 0.5 fF/μm.

This **NOR gate** is loaded with a **Unit inverter** and the output node **Y** has a voltage waveform as shown in Fig. 2(c).




Figure 2(c): Voltage waveform at node Y

(a) Find the value of width scaling factors - k_p and k_n of the NOR gate designed by Brook. Thereafter, calculate the actual width of the **pMOS** and **nMOS**.




Figure 2(a): CMOS implementation of a 3 - input NOR gate




Figure 2(b): A 3-input NOR gate loaded with a Unit Inverter

[3]

- (b) Draw the RC equivalent model of the above 3-input NOR gate. Lump the capacitances together where possible. [5]
- (c) Find the capacitance of the Y node (in fF units), when it is loaded with a unit inverter, as shown in Fig. 2(b). [3]
- (d) Find the best-case falling edge **contamination delay** (t_{cdf}) of Y-node in terms of R and C of unit MOS. [2] [Hint: You do not need Elmore modelling. All three PMOS are off. Three NMOS resistances are in parallel.]
- (e) Find the switching power of the Y-node, if the system has a supply voltage of 5 V.