


Lecture 4: CMOS Implementation of logic blocks and sequential elements

## Signal Strength

- ☐ Strength of signal
  - How close it approximates ideal voltage source
- □ V<sub>DD</sub> and GND rails are strongest 1 and 0.
- nMOS pass strong 0
  - But degraded or weak 1
- pMOS pass strong 1
  - But degraded or weak 0
- ☐ Thus nMOS are best for pull-down network
- ☐ And, pMOS are best for pull-up network

## **Pass Transistors**

Transistors can be used as switches



$$g = 0$$
  
 $s \rightarrow \phi c d$ 

$$s \longrightarrow d$$

$$g = 1$$

$$s \longrightarrow d$$

Input 
$$g = 1$$
 Output  $0 \rightarrow \infty$  strong 0
$$g = 1$$

$$1 \rightarrow \infty$$
 degraded 1

## **Transmission Gates**

- Pass transistors produce degraded outputs
- ☐ Transmission gates pass both 0 and 1 well

Input Output


## **Tristates**

☐ *Tristate buffer* produces Z when not enabled

EN	А	Υ
0	0	
0	1	
1	0	
1	1	


## **Nonrestoring Tristate**

- ☐ Transmission gate acts as tristate buffer
  - Only two transistors
  - But nonrestoring
    - Noise on A is passed on to Y



## **Tristate Inverter**


- ☐ Tristate inverter produces restored output
  - Violates conduction complement rule
  - Because we want a Z output



# Multiplexers

☐ 2:1 multiplexer chooses between two inputs


S	D1	D0	Υ
0	X	0	
0	X	1	
1	0	X	
1	1	X	




## **Gate-Level Mux Design**

- $\Box$   $Y = SD_1 + \overline{S}D_0$  (too many transistors)
- ☐ How many transistors are needed?

## **Logic Gate using TG**







#### AND

A	В	Output
0	0	0
0	1	0
1	0	0
1	1	1

# **Logic Gate using TG**






OR

A	В	Output
0	0	0
0	1	1
1	0	1
1	1	1

## **Logic Gate using TG**







#### **XOR**

Α	В	Output
0	0	0
0	1	1
1	0	1
1	1	0

## **Transmission Gate Mux**


- □ Nonrestoring mux uses two transmission gates
  - Only 4 transistors






#### 2:1 MUX using TG








INPUTS	Output
S <sub>0</sub>	Y
0	A <sub>0</sub>
1	A <sub>1</sub>


The logical expression of the term Y is as follows:

$$Y=S_0'.A_0+S_0.A_1$$

#### 4:1 MUX using TG



Block Diagram:





Truth Table:


INPUTS		Output
S <sub>1</sub>	S <sub>0</sub>	Y
0	0	Ao
0	1	A <sub>1</sub>
1	0	A <sub>2</sub>
1	1	A <sub>3</sub>

## **Inverting Mux**

- ☐ Inverting multiplexer
  - Use compound AOI22
  - Or pair of tristate inverters
  - Essentially the same thing
- □ Noninverting multiplexer adds an inverter









# 4:1 Multiplexer


- ☐ 4:1 mux chooses one of 4 inputs using two selects
  - Two levels of 2:1 muxes
  - Or four tristates






### **D** Latch


- ☐ When CLK = 1, latch is *transparent* 
  - D flows through to Q like a buffer
- $\Box$  When CLK = 0, the latch is *opaque* 
  - Q holds its old value independent of D
- ☐ a.k.a. transparent latch or level-sensitive latch




## **D** Latch Design


■ Multiplexer chooses D or old Q






## **D** Latch Operation









### **How to identify the Latch**

Find out the TG which holds the input of the latch. Now look at the gate of the NMOS of that TG. If gate of the NMOS of that TG have CLK as it's input. Then the latch is a positive latch. Otherwise it's a negative latch.



This is the TG that holds the input D


### **How to identify the Latch**



Look at the input of the NMOS gate of the TG that holds input of the latch


As the gate of this NMOS have CLK, it's a positive latch

### **How to identify the Latch**



#### **D Flip-flop Operation**

#### **Negative Edge Triggered D-FF:**



#### **D Flip-flop Operation**

#### **Negative Edge Triggered D-FF:**




Figure 1: Circuit on the left is represented by the block - Device 1






Figure 2: A circuit made up of two Device 1 blocks from Fig. 1

#### **Positive Edge Triggered D-FF:**





#### **Positive Edge Triggered D-FF:**




Figure 1: Circuit on the left is represented by the block - Device 1





Figure 2: A circuit made up of two Device 1 blocks from Fig. 1


## D Flip-flop


- ☐ When CLK rises, D is copied to Q
- ☐ At all other times, Q holds its value
- a.k.a. positive edge-triggered flip-flop, master-slave flip-flop




## D Flip-flop Design

□ Built from master and slave D latches







## **D Flip-flop Operation**



# **D Flip-flop Operation**





[3 marks] Complete the timing diagram shown below on the right, in the question paper, based on the circuit diagram presented below on the left. Ensure that your completed timing diagram accurately reflects the logic behavior of the circuit, taking into account the states of  $\phi$  and D to determine the corresponding outputs X and Y.

