


Delay

Q1.

**Part1:** The **Texas Instrument** company's analog engineers are designing a **CMOS 3- input NAND gate** considering delay and power consumption. They have chosen *GaN* semiconductor which has  $\mu_n = 3\mu_p$ .

They have **fixed** the width scaling factor  $k_n = 2$  for **NMOS** transistors and want to meet **equal fall and rise resistance**. Later, they are informed that the **NAND gate** will drive a total load of **three NOT gates** and **two OR gates**.

**Part 2:** There is a **RC tree** network given below.



(a)	<b>Find the width scaling factor for PMOS (<math>k_p</math>)</b> to meet the rise and fall resistance specification.	[2]
(b)	<b>Draw the RC equivalent circuit of the NAND gate</b> considering the loads are not connected. Use the <b>Elmore delay</b> model to find the expressions for $t_{cdr}$ , $t_{pdr}$ , $t_{cdf}$ and $t_{pdf}$ .	[7]
(c)	If each <b>NOT gate</b> and <b>OR gate</b> load contributes $3C$ , $5C$ unit capacitance respectively, then after connecting the load estimate how many times slower the <b>NAND gate</b> output will operate compared to <b>load disconnected</b> condition considering <b>propagation delay rising</b> for both cases.	[3]
(d)	<b>In Part2</b> , if the $R_1$ , $R_2$ , $R_3$ , $R_4$ and $R_6$ path is <b>on</b> then estimate the <b>worst case</b> rising delay using <b>Elmore delay</b> model associated with $V_{in}$ to be propagated to $V_{out}$ .	[3]