

## Power

Q1.

**TSMC** are planning to design a new chip in a  $1.1\text{ V}$ ,  $22\text{ nm}$  ( $\lambda = 10\text{ nm}$ ) technology which has 200 million transistors, of which 25% are used for building logic gates and the rest are used for memory arrays. The average **logic transistor** width is  $6\lambda$  and the average **memory transistor** width is  $4\lambda$ . Other information of the device is given below

- i. The gate and diffusion capacitances are  $1.2\text{ fF}/\mu\text{m}$  and  $0.6\text{ fF}/\mu\text{m}$
- ii. The system clock frequency is  $3.5\text{ GHz}$ . In every 100 *clock cycles*, the number of **switching** for the **logic** and **memory** transistors are 10 and 2 respectively.
- iii. For both of the transistors, each transistor contributes the gate leakage, junction leakage and subthreshold leakage currents of approximately  $20\text{ pA}$ ,  $15\text{ pA}$  and  $25\text{ pA}$  respectively. The total short circuit power is  $0.05\text{ W}$ . The total accepted power consumption is  $3\text{ W}$ .

(a)	<b>Discuss</b> in brief how the <b>short circuit power</b> and <b>subthreshold leakage power</b> dissipate in the device.	[3]
(b)	<b>Calculate</b> the <b>activity factor</b> and <b>switching frequency</b> for each type of transistors.	[2]
(c)	<b>Calculate</b> the <b>dynamic power</b> and <b>static power</b> consumption.	[6]
(d)	<b>Verify</b> the statement that “By lowering the device <b>speed</b> by 10% we can meet the power consumption limit”.	[4]