

Pontifícia Universidade Católica do Rio Grande do Sul Faculdade de Engenharia



S Programa de Graduação em Engenharia da Computação FENGPU

TF – Layout da Função Complexa F2

Micro2: Maiki Buffet e Marcelo Pereira

Professor: Fernando Gehm Moraes


Porto Alegre

Junho, 2017


0) Tabela Verdade

Α	В	С	D	~(A^(BVCVD))
1	1	1	1	0
1	1	1	0	0
1	1	0	1	0
1	0	1	1	0
0	1	1	1	1
0	0	0	1	1
0	0	1	0	1
0	1	0	0	1
1	0	0	0	1
0	0	0	0	1
1	1	0	0	0
0	0	1	1	1
1	0	0	1	0
0	1	1	0	1
1	0	1	0	0
0	1	0	1	1


1) Esquemático:




2) Layout:




3) Relatório do DRC:



4) Relatório do LVS:





5) Extração Elétrica e Simulação Elétrica:

• Complex f2.pex.spi:

```
File: Complex_f2.pex.spi
 Created: Sat Jun 17 00:29:45 2017
Program "Calibre xRC"
 Version "v2011.3_29.20"
.subckt Complex_f2 ABCDS
XPA S A vdd! vdd! psvtgp L=0.06 W=0.4 NFING=1 M=1 AS=0.0864 AD=0.0744 PS=0.832
+ PD=0.372 P02ACT=0.3675 NGCON=1 lpe=1
XPB net59 B S vdd! psvtgp L=0.06 W=0.4 NFING=1 M=1 AS=0.0744 AD=0.0744 PS=0.372
+ PD=0.372 P02ACT=0.7875 NGCON=1 lpe=1
XPC net63 C net59 vdd! psvtgp L=0.06 W=0.4 NFING=1 M=1 AS=0.0744 AD=0.0744
+ PS=0.372 PD=0.372 PO2ACT=0.7875 NGCON=1 lpe=0
XPD vdd! D net63 vdd! psvtgp L=0.06 W=0.4 NFING=1 M=1 AS=0.0744 AD=0.0864
+ PS=0.372 PD=0.832 P02ACT=0.3675 NGCON=1 lpe=0
XNA S A net44 gnd! nsvtgp L=0.06 W=0.2 NFING=1 M=1 AS=0.0374 AD=0.0434 PS=0.374
+ PD=0.634 P02ACT=0.3675 NGCON=1 lpe=1
XNB net44 B gnd! gnd! nsvtgp L=0.06 W=0.2 NFING=1 M=1 AS=0.0374 AD=0.0374
+ PS=0.374 PD=0.374 P02ACT=0.7875 NGCON=1 lpe=1
XNC net44 C gnd! gnd! nsvtgp L=0.06 W=0.2 NFING=1 M=1 AS=0.0374 AD=0.0374
+ PS=0.374 PD=0.374 P02ACT=0.7875 NGCON=1 lpe=1
XND net44 D gnd! gnd! nsvtgp L=0.06 W=0.2 NFING=1 M=1 AS=0.0434 AD=0.0374 + PS=0.634 PD=0.374 PO2ACT=0.3675 NGCON=1 lpe=1
X8 noxref gnd! vdd! dnwps AREA=4.125 PJ=8.3
include "Complex f2.pex.spi.Complex f2.pxi".
 ends
```

Complex f2.pex.spi.inv.pxi


```
File: Complex f2.pex.spi.Complex f2.pxi
 Created: Sat Jun 17 00:29:45 2017
cc 1 A B 0.0218022f
cc 2 A S 0.104658f
cc 3 A net44 0.0288087f
cc_4 A gnd! 0.0751774f
cc 5 A vdd! 0.0610379f
cc 6 B C 0.0218022f
cc 7 B S 0.0322689f
cc 8 B net44 0.05435f
cc_9 B gnd! 0.0868384f
cc 10 B vdd! 0.0368689f
cc_11 C D 0.0218022f
cc_12 C S 0.00229689f
cc_13 C net44 0.0540687f
cc_14 C gnd! 0.0871551f
cc_15 C_vdd! 0.0417338f
cc 16 D net44 0.0196506f
cc_17 D gnd! 0.106861f
cc_18 D vdd! 0.0894793f
cc 19 S net44 0.0233323f
cc_20 S gnd! 0.0546151f
cc 21 S vdd! 0.0789157f
cc_23 gnd! vdd! 0.0782225f
cc 24 vdd! net59 3.78377e-19
```

Complex f2.src.net

```
****************************
 auCdl Netlist:
 Library Name: lab3
Top Cell Name: Complex_f2
 View Name:
                schematic
.EQUATION
.SCALE METER
. MEGA
PARAM
 .GLOBAL gnd!
        vdd!
 .PIN gnd!
     vdd!
******************
 Library Name: lab3
 Cell Name:
               Complex_f2
 View Name:
              schematic
.SUBCKT Complex_f2 A B C D S
*.PININF0 A:I B:I C:I D:I S:0
MNA S A net44 gnd! nsvtgp w=0.2 l=0.06 nfing=1 sense=0 ngcon=1 m=1
 accurateFlow=0
MNB net44 B gnd! gnd! nsvtgp w=0.2 l=0.06 nfing=1 sense=0 ngcon=1 m=1
-accurateFlow=0
MNC net44 C gnd! gnd! nsvtgp w=0.2 l=0.06 nfing=1 sense=0 ngcon=1 m=1
+ accurateFlow=0
MND net44 D gnd! gnd! nsvtgp w=0.2 l=0.06 nfing=1 sense=0 ngcon=1 m=1
+ accurateFlow=0
MPA S A vdd! vdd! psvtgp w=0.4 l=0.06 nfing=1 sense=0 ngcon=1 m=1
+ accurateFlow=0
MPB net59 B S vdd! psvtgp w=0.4 l=0.06 nfing=1 sense=0 ngcon=1 m=1
+ accurateFlow=0
MPC net63 C net59 vdd! psvtgp w=0.4 l=0.06 nfing=1 sense=0 ngcon=1 m=1
+ accurateFlow=0
MPD vdd! D net63 vdd! psvtgp w=0.4 l=0.06 nfing=1 sense=0 ngcon=1 m=1
+ accurateFlow=0
.ENDS
```



6) Layout da View Abstract:




2


```
1
 Preview export LEF
        Preview sub-version 5.10.41 USR5.90.69
 REF LIBS: lab3
 TECH LIB NAME: cmos065
 TECH FILE NAME: techfile.cds
VERSION 5.5;
```


```
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/"
BUSBITCHARS "[]";
UNITS
    DATABASE MICRONS 1000
END UNITS
 MANUFACTURINGGRID
                      0.005000 ;
SITE CORE
    SYMMETRY Y
    CLASS CORE
    SIZE 0.200 BY 2.600 ;
END CORE
MACRO Complex_f2
   CLASS CORE ;
    FOREIGN Complex_f2 0 -2.8;
    ORIGIN 0.000 2.800 ;
    SIZE 2.200 BY 2.600;
    SYMMETRY X Y ;
    SITE CORE ;
    PIN S
        DIRECTION OUTPUT ;
        PORT
        LAYER M1 ;
        RECT 0.605 -1.215 0.755 -0.815 ;
             0.605 -1.395 0.695 -0.815 ;
        RECT
              0.230 -1.395 0.695 -1.305 ;
        RECT
              0.230 -2.185 0.380 -1.805
        RECT
        RECT
              0.230 -2.185 0.320 -1.305 ;
        END
    END S
    PIN D
        DIRECTION INPUT ;
        PORT
        LAYER M1 ;
        RECT 1.700 -1.700 2.000 -1.550 ;
    END D
    PIN C
        DIRECTION INPUT ;
        LAYER M1 ;
        RECT 1.280 -1.700 1.580 -1.550 ;
        END
    END C
```

```
PIN B
        DIRECTION INPUT;
        PORT
        LAYER M1 ;
        RECT 0.860 -1.700 1.160 -1.550 ;
    END B
    PIN A
        DIRECTION INPUT ;
        PORT
        LAYER M1 ;
        RECT 0.440 -1.700 0.740 -1.550 ;
        END
    END A
    PIN vdd!
        DIRECTION INOUT ;
        USE POWER;
        SHAPE ABUTMENT;
        PORT
        LAYER M1 ;
        RECT 0.000 -0.560 2.200 0.000 ;
             1.820 -1.215 1.970 -0.815 ;
        RECT
             1.850 -1.215 1.940 0.000 ;
        RECT
             0.230 -1.215 0.380 -0.815 ;
        RECT
        RECT 0.260 -1.215 0.350 0.000 ;
        END
    END vdd!
    PIN gnd!
        DIRECTION INOUT;
        USE GROUND ;
        SHAPE ABUTMENT;
        PORT
        LAYER M1 ;
        RECT 0.000 -3.000 2.200 -2.440
             1.820 -2.185 1.970 -1.985
        RECT
             1.850 -3.000 1.940 -1.985
        RECT
             1.025 -2.185 1.175 -1.985
        RECT
        RECT 1.055 -3.000 1.145 -1.985
        END
    END gnd!
    0BS
        LAYER M1 ;
        RECT 0.605 -2.185 0.755 -1.985
             1.445 -2.185 1.595 -1.985
        RECT
        RECT 0.665 -2.185 0.755 -1.805
             1.445 -2.185 1.535 -1.805
        RECT
             0.665 -1.895 1.535 -1.805
    END
END Complex f2
END LIBRARY
```


7) Caracterização Elétrica:









8) Síntese Lógica:



```
Generated by:
                          Genus (TM) Synthesis Solution 16.10-p006_1
  Generated on:
                          Jun 17 2017 12:55:32 am
  Module:
                          ΤF
  Interconnect mode:
                          global
                          physical library
  Area mode:
  Gate Instances Area Library
Complex_f2 1 5.720
5 7.800
                   1 5.720
                                 inv
                                 inv
total 6 13.520
     Type Instances Area Area %
inverter 5 7.800 57.7 logic 1 5.720 42.3 ebysical cells 0 0.000 0.0
total
                      6 13.520 100.0
```

9) Síntese Física:





```
Begin checking placement ... (start mem=1164.4M, init mem=1164.4M)
*info: Recommended don't use cell = 0
*info: Placed = 9
*info: Unplaced = 0
This. Unplaced = 0
Placement Density:100.00%(18/18)
Placement Density (including fixed std cells):100.00%(18/18)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1164.4M)
# Innovus Netlist Design Rule Check
# Sat Jun 17 00:59:20 2017
 Design: TF
             - Design Summary:
----- Design Summary:
Total Standard Cell Number
Total Block Cell Number
Total I/O Pad Cell Number
Total Standard Cell Area
Total Block Cell Area
Total I/O Pad Cell Area
                                                                      (cells) : 9
(cells) : 0
(cells) : 0
(um^2) : 17.68
(um^2) : 0.00
(um^2) : 0.00
  ----- Design Statistics:
Number of Instances : 9
Number of Non-uniquified Insts : 7
Number of Nets : 17
Average number of Pins per Net : 1.18
Maximum number of Pins in Net : 2
   ---- I/O Port summary
Number of Primary I/O Ports : 5
Number of Input Ports : 4
Number of Output Ports : 1
Number of Bidirectional Ports : 0
Number of Power/Ground Ports : 0
Number of Floating Ports
Number of Ports Connected to Multiple Pads
Number of Ports Connected to Core Instances
                                                                                                              *: 0
                                                                                                             *: 0
: 5
  ----- Design Rule Checking:
 Number of Output Pins connect to Power/Ground *: 0
Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins : 0
Number of Output Floating Pins : 0
Number of Output Term Marked TieHi/Lo *: 0
Number of nets with tri-state drivers
Number of nets with parallel drivers
Number of nets with multiple drivers
Number of nets with no driver (No FanIn)
Number of Output Floating nets (No FanOut)
Number of High Fanout nets (>50)
                                                                                                                   : Θ
                                                                                                                  : Θ
                                                                                                                  : 0
                                                                                                                  : 0
 Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
 Checking core/die box is on Grid.
         Checking snap rule ......
```

```
Checking Row is on grid.....
Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking IO Pins.....
Unplaced Io Pins = 5
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Pins .....
Checking Ptn Core Box.....
Checking Preroutes.....
No. of regular pre-routes not on tracks : 0
Design check done.
Report saved in file checkDesign/TF.main.htm.ascii.
*** Message Summary: 0 warning(s), 0 error(s)
0
```

Depth	Name	#Inst	Area (um^2)
Θ	TF	6	13.52
1			