

Syllabus

Course of Contents

Unit 1 - Introduction

- 1.1 Digital Signals and Wave Forms
- 1.2 Digital Logic and Operations
- 1.3 Digital Computer and Integrated Circuits (IC)
- 1.4 Clock Wave Form

Unit 2 - Number System

- 2.1 Binary, Octal and Hexadecimal Number Systems and Their Conversion
 - 2.1.1 Representation of Signed Numbers - Floating point Number
 - 2.1.2 Binary Arithmetic
- 2.2 Representation of BCD-ASCII-Excess 3-Gray code - Error Detecting and Correcting Codes

Unit 3 - Combinational Logic Design

- 3.1 Basic Logic Gates NOT, OR and AND
- 3.2 Universal Logic Gates NOR and NAND
- 3.3 EX-OR and EX-NOR Gates
- 3.4 Boolean Algebra:
 - 3.4.1 Postulates and Theorems
 - 3.4.2 Canonical Forms - Simplification of Logic Functions
- 3.5 Simplification of Logic Functions Using Karnaugh Map.
 - 3.5.1 Analysis of SOP And POS Expression
- 3.6 Implementation of Combinational Logic Functions
 - 3.6.1 Encoders and Decoders
 - 3.6.2 Half Adder, & Full Adder
- 3.7 Implementation of Data processing Circuits
 - 3.7.1 Multiplexers and De-Multiplexers
 - 3.7.2 Parallel Adder - Binary Adder - parity Generator/Checker - Implementation of Logical Functions using multiplexers.

3.8 Basic concepts of programmable logic

3.8.1 PROM

3.8.2 EPROM

3.8.3 PAL

3.8.4 PLA

Unit 4 - Counters & Registers

4.1 RS, JK, JK Master-Slave, D, S, T flip-flops

4.1.1 Level Triggering and Edge Triggering

4.1.2 Excitation Tables

4.2 Asynchronous and Synchronous counters

4.2.1 Ripple Counter: Circuit and State Diagram and Timing Waveforms

4.2.2 Ring Counter: Circuit and State Diagram and Timing Waveforms

4.2.3 Modulus 10 Counter: Circuit and State Diagram and Timing Waveforms

4.2.4 Modulus Counters (5, 7, 11) and Design principle, Circuit and State Diagram

4.2.5 Synchronous Design of Above Counters, Circuit Diagrams and State Diagrams

4.3 Application of counters

4.3.1 Digital Watch

4.3.2 Frequency Counter

4.4 Registers

4.4.1 Serial in parallel out Register

4.4.2 Serial in serial out Register

4.4.3 Parallel in serial out Register

4.4.4 Parallel in parallel out Register

4.4.5 Right Shift, Left Shift Register

Unit 5 - Sequential Logic Design

5.1 Basic Models of Sequential Machines

- Concept of State
- State Diagram

5.2 State Reduction through partitioning and Implementation of Synchronous Sequential Circuits

5.3 Use of Flip-flops in Realizing the Models

5.4 Counter Design

Evaluation

Examination Scheme					
Internal Assessment		External Assessment		Total	
Theory	Practical	Theory	Practical	-	100
20	20	60	-		

1. Signal

A signal is a function that represents various of a physical quantity with respect to time, pressure, distance etc. A signal is an electromagnetic or electrical current that carries data from one system or network to another.

In electronics, a signal is often a time-varying voltage that is also an electromagnetic wave carrying information, though it can take on other forms such as current. Mainly, There are two types of signals. They are:-

a. Analog Signal


b. Digital Signal

a. Analog Signal

- Continuous Signals
- Infinity range of values
- More exact value, but more difficult to work with.
- Represented by sine waves.
- Only be used in analog devices
- Human Voice, natural sound, analog electronic devices are example of it.

Graphs


Signal



b. Digital Signal

- Discrete Signals
- Finite range of values
- Not as exact as analog but easier to work with.
- Represented by Square waves
- Used in digital electronics devices like mobile, computer etc.
- Computer, optical drives, mobile etc are example of it.

Graphs:



Discrete Time Signal (DTS)

The signal which is defined for the discrete intervals of time is called discrete time signal.

2. Digital ~~Waveforms~~ Signal advantages and Disadvantages

Advantages over Analog signal

- Noise (unwanted voltage fluctuations) does not affect digital ~~signal~~ data
- More secure and reliable
- Long distance transfer reliable
- cheaper than analog
- storage


Disadvantages

- Use more energy than analog circuits to accomplish the same tasks, thus producing more heat as well.
- If a single piece of digital data is lost or misinterpreted the meaning of large blocks of related data can completely change.
- Digital computer manipulates discrete elements of information by means of a binary code.


3. Digital Wave forms

Digital waveforms consist of voltage levels that are changing back and forth between the HIGH and LOW levels or states. It is made up series of pulses and carries binary information.


Digital Waveforms



a. Positive going pulse



b. Negative going pulse




4. Digital logic and Operation

Digital logic is the representation of signal and sequence in a digital circuit through numbers.

Logic operation is applied to digital circuits used to implement logic functions.

$$F = A \cdot B + C \cdot D$$



Logic Operator


There are three basic logic operators. They are:

- NOR Operator
- AND Operator
- OR Operator

a. NOT Operator

NOT Operator is an electronic circuit which provides Low(0) output if the input is HIGH(1) and vice-versa. It is also known as inverter.

Diagram:-



∴ NOT Operator

Truth Table


NOT Operator	
Input (A)	Output (\bar{A})
0	1
1	0

$$\therefore \text{Function } (F) = \bar{A}$$

b. AND Operator

AND Operator provides HIGH output if all the inputs are HIGH otherwise it provides LOW output.

Diagram:-



$$\therefore \text{Function } (F) = A \cdot B$$

Truth Table


AND Operator

Input		Output ($A \cdot B$)
A	B	
0	0	0
0	1	0
1	0	0
1	1	1

c. OR Operator

OR Operator provides HIGH output when one of the inputs is HIGH and provides LOW output if all the inputs are LOW.

Diagram



$$\therefore \text{function } f = A + B$$

Truth table

OR Operator		Output (A+B)
Input A	Input B	
0	0	0
0	1	1
1	0	1
1	1	1

5. Digital Computer


A digital computer can be considered as a digital system that performs various computational tasks. The digital computer uses the binary number system which has two digits: 0 and 1. A ~~single~~ binary digit is called bit.

A digital computer system is divided into two functional entities: Hardware and software.

The hardware consists of all the electronic components and electromechanical devices that consist of the physical entity of the device.

The software of the computer consists of the instructions and data that the computer manipulates to perform various data-processing tasks.

Building Block / Anatomy / Architecture / Working principle of Digital Computer



- The central processing unit (CPU) contains an arithmetic and logic unit for manipulating data, a number of registers for storing data, and a control unit for fetching and executing instructions.
- The memory unit of a digital computer contains storage for instructions and data.
- The Random Access Memory (RAM) for real-time processing of the data.
- The input-output devices for generating inputs from the user and displaying the final results to the user.
- The Input-output devices connected to the computer include keyboard, mouse, terminal, magnetic disk drives, and other communication devices.
- The Secondary Storage stores the data permanently for a long period of time.

6. Integrated Circuits (IC)


Integrated Circuits (IC) is a microchip ~~which~~ on which thousands and hundreds of electrical components, such as resistors, capacitors and transistors, are fabricated. An IC functions as an oscillator, amplifier, microprocessor, timer or as computer memory. An electronic circuit is constructed entirely on a single chip of silicon.

The digital IC can be divided into two:

- Fixed-Function Logic:- logic function have been fixed by the manufacturer. Need to refer specification before using it/ cannot be changed.
- Programmable Logic:- logic function can be changed based on the program that we write into the IC.

7. Clock Waveform

- Digital waveform carries binary information.
- Binary information that is handled by digital system appears as waveforms that represent sequence bit
- When the waveform is high binary 1 is present. When the waveform is low 0 is present.
- Each bit in a sequence occupies a define time interval called a bit time.
- In digital system, all waveforms are synchronised with a basic timing waveform called the clock.



Example of a clock waveform
Synchronized with a waveform
representation of a sequence of bits

1. Number Systems

Number systems defines a set of value used to represent the quantity. There are four types of number system. They are:-

a. Binary Number System

A number system that have base or radix of two is called binary number system. It has only two digits i.e. 0 and 1. Every number is represented by 0 and 1 in binary number system.

b. Decimal Number System

A number system that have base or radix ten and contains 10 digits is called decimal number system. It has 0 to 9 numbers.

c. Octal Number System

A number system that have base of eight and contains 8 digits is called octal number system. It has 0 to 7 numbers.

d. Hexadecimal Number System

A number system which have radix of sixteen and contains 16 numeric and alphabetic characters. It contains 0 to 9 numbers and A to F alphabetic character where A = 10, B = 11, C = 12, D = 13, E = 14, and F = 15.

Example:-

Binary Number :- $(110101101)_2, (100100111)_2$

Decimal Number :- $(9864)_{10}, (890107)_{10}$

Octal Number :- $(1674)_8, (48365)_8$

Hexadecimal Number :- $(10CF9)_{16}, (ACF9658)_{16}$

Number System

Decimal	Binary	Octal	Hexadecimal
0	0000	0	0
1	0001	1	1
2	0010	2	2
3	0011	3	3
4	0100	4	4
5	0101	5	5
6	0110	6	6
7	0111	7	7
8	1000	10	8
9	1001	11	9
10	1010	12	A
11	1011	13	B
12	1100	14	C
13	1101	15	D
14	1110	16	E
15	1111	17	F

2. Number System Conversion

a. Decimal to other Number System

i. $(64)_{10} = (?)_2$

$$\begin{array}{r}
 2 | 64 -- 0 \\
 2 | 32 -- 0 \\
 2 | 16 -- 0 \\
 2 | 8 -- 0 \\
 2 | 4 -- 0 \\
 2 | 2 -- 0 \\
 \hline
 \end{array}$$

$$\therefore (64)_{10} = (1000000)_2$$

i.) $(53.625)_{10} = (?)_2$

$(53)_{10}$

$$\begin{array}{r} 2 | 53 - - - 1 \\ 2 | 26 - - - 0 \\ 2 | 13 - - - 1 \\ 2 | 6 - - - 0 \nearrow 1 \\ 2 | 3 - - - 1 \\ \hline \end{array}$$

$(0.625)_{10}$

$$0.625 \times 2 = 1.25 = 1$$

$$0.25 \times 2 = 0.5 = 0$$

$$0.5 \times 2 = 1.00 = 1$$

$$0.00 \times 2 = 0.00 = 0$$



$$(53.625)_{10} = (110101.1010)_2$$

ii.) $(0.456)_{10} = (?)_2$

$(0.456)_{10}$

$$0.456 \times 2 = 0.912 = 0$$

$$0.912 \times 2 = 1.824 = 1$$

$$0.824 \times 2 = 1.648 = 1$$

$$0.648 \times 2 = 1.296 = 1$$

$$0.296 \times 2 = 0.592 = 0$$

$$0.592 \times 2 = 1.184 = 1$$

$$\therefore (0.456)_{10} = (0.011101)_2$$

iv.) $(64)_{10} = (?)_8$

$$8 | 64 - - 0$$

$$8 | 8 - - 0$$

↓

$$\therefore (64)_{10} = (100)_8$$

v.) $(0.456)_{10} = (?)_8$

$(0.456)_{10}$

$$0.456 \times 8 = 3.648 = 3$$

$$0.648 \times 8 = 5.184 = 5$$

$$0.184 \times 8 = 1.472 = 1$$

$$0.472 \times 8 = 3.776 = 3$$

$$0.776 \times 8 = 6.208 = 6$$

$$\therefore (0.456)_{10} = (0.3536)_8$$

Vii. $(444.456)_{10} = (?)_8$

$$(444)_{10}$$

$$\begin{array}{r} 8 | 444 \\ 8 | 55 \end{array} \quad \begin{array}{r} 4 \\ 7 \\ 6 \end{array}$$

$$(0.456)_{10}$$

$$0.456 \times 8 = 3.648 = 3$$

$$0.648 \times 8 = 5.184 = 5$$

$$0.184 \times 8 = 1.472 = 1$$

$$0.472 \times 8 = 3.776 = 3$$

$$0.776 \times 8 = 6.208 = 6$$

$$\therefore (444.456)_{10} = (674.35136)_8$$

Viii. $(12345)_{10} = (?)_{16}$

$$(12345)_{10}$$

$$\begin{array}{r} 16 | 12345 \\ 16 | 771 \\ 16 | 48 \\ 3 \end{array}$$

$$\therefore (12345)_{10} = (3039)_{16}$$

IX. $(0.625)_{10} = (?)_{16}$

$$(0.625)_{10}$$

$$0.625 \times 16 = 10.00 = 10 = A$$

$$0.00 \times 16 = 0.00 = 0$$

$$\therefore (0.625)_{10} = (0.A0)_{16}$$

X. $(444.625)_{10} = (?)_{16}$

$$(444)_{10}$$

$$\begin{array}{r} 16 | 444 \\ 16 | 27 \end{array} \quad \begin{array}{r} 12 \\ 11 \end{array}$$

$$(0.625)_{10}$$

$$0.625 \times 16 = 10.00 = 10 = A$$

$$0.00 \times 16 = 0.00 = 0$$

$$\therefore (444.625)_{10} = (1BC.A)_{16}$$

b. Other number System to Decimal

$$\text{i. } (10101 \cdot 1011)_2 = (?)_{10}$$

$$= 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3} + 1 \times 2^{-4}$$

$$= 16 + 0 + 4 + 0 + 1 + 0.5 + 0.125 + 0 + 0.0625$$

$$= (21.6875)_{10}$$

$$\text{ii. } (10111 \cdot 1101)_2 = (?)_{10}$$

$$= 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 + 1 \times 2^{-1} + 1 \times 2^{-2} + 0 \times 2^{-3} + 1 \times 2^{-4}$$

$$= 32 + 0 + 8 + 4 + 2 + 1 + 0.5 + 0.25 + 0 + 0.0625$$

$$= (47.8125)_{10}$$

$$\text{iii. } (320.71)_8 = (?)_{10}$$

$$= 3 \times 8^2 + 0 \times 8^1 + 0 \times 8^0 + 7 \times 8^{-1} + 1 \times 8^{-2}$$

$$= 192 + 0 + 0 + 0.875 + 0.015625$$

$$= (192.890625)_{10}$$

$$\text{iv. } (444.625)_8 = (?)_{10}$$

$$= 4 \times 8^2 + 4 \times 8^1 + 4 \times 8^0 + 6 \times 8^{-1} + 2 \times 8^{-2} + 5 \times 8^{-3}$$

$$= 256 + 32 + 4 + 0.75 + 0.03125 + 0.009765625$$

$$= (292.791015625)_{10}$$

$$\text{v. } (2DS)_{16} = (?)_{10}$$

$$= 2 \times 16^2 + D \times 16^1 + S \times 16^0$$

$$= 2 \times 256 + 13 \times 16 + 5 \times 1$$

$$= 512 + 208 + 5$$

$$= (725)_{10}$$

$$\text{vi. } (1BC.A)_{16} = (?)_{10}$$

$$= 1 \times 16^2 + B \times 16^1 + C \times 16^0 + A \times 16^{-1}$$

$$= 256 + 11 \times 16 + 12 \times 1 + 10 \times 1/16$$

$$= 256 + 176 + 12 + 0.625$$

$$= 444.625_{10}$$

c. Binary to Octal and Hexa Decimal Number System

i. $(1001011101010)_2 = (?)_8$

Since each octal digit corresponds to three binary bits, grouping three bit each from right to left - we get.

001 001 011 101 101 110
1 1 3 5 5 6

$$(113556)_8$$

$$\therefore (1001011101010)_2 = (113556)_8$$

ii. $(1101011000101.10010101)_2 = (?)_8$

Since each octal digit corresponds to three binary bits, grouping three bit each from right to left before point and from left to right after decimal point, we get.

011 101 011 000 101 . 100 101 010
3 5 3 0 5 . 4 5 2

$$(35305.452)_8$$

$$\therefore (1101011000101.10010101)_2 = (35305.452)_8$$

iii. $(1101011000101.10010101)_2 = (?)_{16}$

Since each Hexa digit corresponds to four binary bits, grouping four bit from Right to left from point and left to right after point - we get.

0011 1010 1100 0101 . 1001 0101 0100
3 A 12 5 . 9 8 4
3 F C 5 . 9 E 4

$$(3AC5.9E4)_{16}$$

$$\therefore (1101011000101.10010101)_2 = (3AC5.9E4)_{16}$$

Date: _____
Page: _____

d. Octal and Hex Decimal to Binary Number System.

i. $(325.25)_8 = (?)_2$

Converting each octal digit into group of three binary bits.

$$\begin{array}{ccccccc} 3 & 2 & 5 & . & 2 & 5 \\ 111 & 010 & 101 & . & 010 & 110 & 1 \end{array}$$

Combining the group

$$(111010101.010101)_2$$

∴ $(325.25)_8 = (111010101.010101)_2$

ii. $(AB2C.B)_{16} = (?)_2$

Converting each hexa digit into group of four binary bits

$$\begin{array}{cccccc} A & B & 2 & C & . & B \\ 1010 & 1011 & 0010 & 1100 & . & 1011 \end{array}$$

Combining the group

$$(1010101100101100.1011)_2$$

∴ $(AB2C.B)_{16} = (1010101100101100.1011)_2$

e. Octal to Hexa decimal

i. $(5672.25)_8 = (?)_{16}$

Converting each octal digit into group of three binary bit

$$\begin{array}{ccccccc} 5 & 6 & 7 & 2 & . & 2 & 5 \\ 101 & 110 & 111 & 010 & . & 010 & 101 \end{array}$$

Combining the group

$$(10111011010.010101)_2$$

Since each hexa digit corresponds to four binary bit, grouping four bits each from right to left before point and left to right after point, we get:

$$\begin{array}{cccccc} 1011 & 1011 & 1010 & . & 0101 & 0100 \\ B & B & A & . & 5 & 4 \end{array}$$

$$(BBA.54)_{16}$$

∴ $5672.25_8 = 10111011010.010101_{16}$

3. Hexa decimal to octal

i. $(73BE.A29)_{16} = (?)_8$

converting each hexa digit into group of four binary bit

7	3	B	E	.	A	2	9
0111	0011	1011	1110	.	1010	0010	1001

combining the group

$$(1110011011110 \cdot 101000101001)_2$$

Since each octal digit corresponds to three binary bits, grouping three bits each from right to left before point and left to right after point, we get :-

111	100	110	111	110	.	101	000	101	001
7	4	6	7	6	.	8	0	5	1

$$(74676.5051)_8$$

$$\therefore (73BE.A29)_{16} = (74676.5051)_8$$

3. Binary Arithmetic Operation

a. Addition

$$0+0=0$$

$$0+1=1$$

$$1+0=1$$

$$1+1=10 \text{ (with carry 1)}$$

i. $101 + 101$

$$\begin{array}{r} 101 \\ + 101 \\ \hline 1010 \end{array}$$

ii. 1111

$$\begin{array}{r} 1111 \\ + 1111 \\ \hline 1110 \end{array}$$

iii. $111 + 111 + 111$

$$\begin{array}{r} 111 \\ + 111 \\ \hline 111 \\ + 111 \\ \hline 10101 \end{array}$$

b. Subtraction

$$0 - 0 = 0$$

$$1 - 0 = 1$$

$$1 - 1 = 0$$

$$00 - 1 = 1 \text{ (with borrow 1)}$$

i.

$$\begin{array}{r} 111 \\ - 101 \\ \hline 010 \end{array}$$

$$\begin{array}{r} 1111 \\ - 1011 \\ \hline 0100 \end{array}$$

c. Multiplication

$$0 \times 0 = 0$$

$$0 \times 1 = 0$$

$$1 \times 0 = 0$$

$$1 \times 1 = 1$$

ii.

$$\begin{array}{r} 11 \\ \times 11 \\ \hline 11 \\ 11 \\ \hline 1001 \end{array}$$

$$1011 \times 1111$$

$$\begin{array}{r} 1011 \\ \times 1011 \\ \hline 1011 \\ 1011 \\ \hline 10100101 \end{array}$$

d. Division

$$110 \div 11$$

$$\begin{array}{r} 11 \sqrt{110} (10) \\ \underline{-11} \\ 00 \\ \underline{-00} \\ 00 \end{array}$$

$$iii. 111 \overline{)111110} (10010)$$

$$\begin{array}{r} 111 \\ \underline{-111} \\ 000 \end{array}$$

$$\therefore 110 \div 11 = 10$$

$$\therefore 111110 \div 111 = 10010$$

4. Complements

Complements are used in digital computers for simplifying subtraction operation. It is the process of repeated addition.

There are two types of complements. They are:-

- a. 10's complement :- 10's complement and 9's complement
- b. (10-1)'s complement :- 9's complement and 1's complement

a. 10's complement

It is calculated by $10^n - N$. Example:-

10's complement of 123

$$Y = \text{radix/bas} - n, n=3, N=123$$

$$10^3 - 123 = 1000 - 123 = 877.$$

$$\therefore (52520)_{10}$$

$$= 10^5 - 52520 = 100000 - 52520 = 47480$$

$$\therefore (0.3267)_{10}$$

$$= 10^1 - 0.3267 = 1 - 0.3267 = 0.6733$$

$$\therefore (25.639)_{10}$$

$$= 10^2 - 25.639 = 100 - 25.639 = 74.361$$

b. 9's complement

It is calculated by subtracting each digit in the number from 9. Example:-

9's complement of 123

$$999 - 123 = 876$$

$$\therefore 19$$

$$\begin{array}{r} 99 \\ -19 \\ \hline 80 \end{array}$$

iii. 469

$$\begin{array}{r} 969 \\ -469 \\ \hline 530 \end{array}$$

iii. 4397

$$\begin{array}{r} 9999 \\ -4397 \\ \hline 5602 \end{array}$$

c. 1's complement

1's complement is calculated by replacing each digit by 1 to 0 and 0 to 1.

Example:-

1's complement of 100101 -

$$100101 = 011010$$

i. 101101

$$101101 = 010010$$

ii. 1111001

$$1111001 = 00000110$$

d. 2's complement

2's complement is calculated by adding 1 to the least significant bit of the 1's complement.

Example

2's complement of 101101

$$\begin{array}{r} 100101 \\ +1 \\ \hline 010011 \end{array}$$

i. 11111011

$$11111011 = 00000100 + 1 = 00000101$$

ii. 101100

$$101100 = 010011 + 1 = 010100$$

Subtraction Using r's complement

Steps

Step 1: Add the minuend to the r's complement of the subtrahend.

Step 2: Inspect the result obtained in step 1 for an end around carry.

(i) If an end around carry occurs, discard it.

(ii) If an end around carry doesn't occur, take the r's complement of the number obtained in step 1 and place the negative sign in front.

Subtraction Using $(r-1)$'s complement

Steps

Step 1: Add the minuend to the $(r-1)$'s complement of the subtrahend.

Step 2: Inspect the result obtained in step 1 for an end around carry.

(i) If an end carry occurs, Add 1 to the least significant digit.

(ii) If an end carry doesn't occur, take $(r-1)$'s complement of the number obtained in step 1 and place negative sign in front.

Subtraction using 10's complement Method

$$a. 72532 - 3250$$

$$\text{Minuend} = 72532$$

$$\text{Subtrahend} = 03250 \quad (\because \text{Minuend digit} < \text{Subtrahend digit})$$

Taking the 10's complement of subtrahend 03250

$$100000 - 3250 = 96750$$

Adding the minuend with 10's complement of subtrahend

$$\begin{array}{r}
 72532 \\
 + 96750 \\
 \hline
 \text{carry bit } \rightarrow 69282
 \end{array}$$

The result have carry. So, discarding the carry, we get 69282

\therefore The required Answer is 69282.

b. 72532 from 3250

~~Subtrahend~~ Minuend = 03250

Subtrahend = 72532

Taking the 10's complement of subtrahend 72532

$$100000 - 72532 = 27468$$

Adding the minuend with 10's complement of subtrahend

$$\begin{array}{r} 03250 \\ + 27468 \\ \hline 30718 \leftarrow \text{No carry bit} \end{array}$$

The result have no carry. So, taking the 10's complement of the result and placing the negative sign in front

$$100000 - 30718 = -69282$$

∴ The required answer is (-69282) .

Subtraction Using 9's complement Method

a. $72532 - 3250$

Minuend (M) = 72532

Subtrahend (N) = 03250

Taking the 9's complement of subtrahend 09950 is

$$\begin{array}{r} 99999 \\ - 03250 \\ \hline 96749 \end{array}$$

Adding the minuend with 9's complement of subtrahend

$$\begin{array}{r} 72532 \\ + 96749 \\ \hline \text{carry bit } \rightarrow 1 \overline{69281} \\ \quad + 1 \leftarrow \text{Adding carry bit} \\ \hline 69282 \end{array}$$

∴ The result have carry bit, Adding the carry to the LSB. we get 69282 .

∴ The required Answer is 69282

b. 72532 from 8250

Minuend = 72532

Subtrahend = 03250

Taking the 9's complement of subtrahend 72532

$$\begin{array}{r} 99999 \\ - 72532 \\ \hline 27467 \end{array}$$

Adding the minuend with 9's complement of subtrahend

$$\begin{array}{r} 03250 \\ + 27467 \\ \hline 30717 \leftarrow \text{No carry} \end{array}$$

\therefore The result have no carry. So, taking the 9's complement of the result and placing the negative sign

$$\begin{array}{r} 99999 \\ - 30717 \\ \hline - 69282 \end{array}$$

\therefore The required answer to (-69282)

Subtraction using 2's complement method

a. $(1101)_2$ from $(1111)_2$

Minuend = 1111

Subtrahend = 1101

Taking the 2's complement of the subtrahend 1101 is

$$0010 + 1 = 0011$$

Adding the minuend with 2's complement of subtrahend

$$\begin{array}{r} 1111 \\ + 0011 \\ \hline \text{carry bit} \rightarrow 10010 \end{array}$$

\therefore The result have carry. So, disregarding the carry, we get $(0010)_2$

\therefore The required answer is $(10)_2$

b. $(1110)_2$ from $(1011)_2$

$$\text{Minuend} = 1011$$

$$\text{Subtrahend} = 1110$$

Taking the 2's complement of subtrahend 1110 is

$$0001 + 1 = 0010$$

Adding the minuend with 2's complement of subtrahend

$$\begin{array}{r} 1011 \\ + 0010 \\ \hline 1101 \end{array}$$

\leftarrow No carry

\therefore The result have no carry. So, taking the 2's complement of the result and placing the negative sign:-

$$\begin{array}{r} 1101 = 0010 \\ + 1 \\ \hline -0011 \end{array}$$

\therefore The required Answer is $(-11)_2$

c. Subtraction using 1's complement

a. $(100)_2$ from $(1010)_2$

$$\text{Minuend} = 1010$$

$$\text{Subtrahend} = 1001$$

Taking the 1's complement of subtrahend 1001 is 0110

Adding the minuend with 1's complement of subtrahend

$$1010 + 0110$$

$$\text{carry bit} \rightarrow 10000$$

$$\begin{array}{r} +1 \\ \hline 0001 \end{array} \leftarrow \text{Adding carry bit}$$

\therefore The result have carry. So, Adding the carry with the least significant bit. we get 0001.

\therefore The required answer is $(1)_2$

b- $(1111)_2$ from $(1010)_2$

Minvend = 1010

Subtrahend = 1111

Taking the 1's complement of subtrahend 1111 is 0000

Adding the minvend with the 1's complement of subtrahend.

$$\begin{array}{r} 1010 \\ + 0000 \\ \hline 1010 \leftarrow \text{no carry} \end{array}$$

∴ The result have no carry. So, Taking the 1's complement of the result and placing the negative sign in front.


$$1010 = -(0101)$$

∴ The required answer is $(-101)_2$.

5. Representation of signed Binary Number

Binary Number Representation					
Unsigned Representation	Signed Representation				
	<table border="1"> <tr> <td>Sign-Magnitude form</td> <td>1's complement Form</td> <td>2's complement form</td> </tr> </table>	Sign-Magnitude form	1's complement Form	2's complement form	
Sign-Magnitude form	1's complement Form	2's complement form			

A signed binary consists of both signed and magnitude information, the sign indicated whether the number is positive or negative and the magnitude is the binary value of the number. When a number is represented in signed binary. The left most bit is sign and remaining are magnitude bits. The magnitude bits are in the true binary for both positive and negative number. 0 represent positive and 1 represent negative sign.



Arithmetic operation with signed numbers.

Addition

[When you have to convert negative number in binary form, first convert the number into binary form and take the 2's complement]

a. +29 and +19

$$+29 = 00011101$$

$$+19 = 00010010$$

$$\begin{array}{r} 00011101 \\ 00010010 \\ \hline \end{array}$$

$$\begin{array}{r} 00011101 \\ 00010010 \\ \hline 00110000 \\ \hline \end{array}$$

Sign

magnitude

\therefore The required solution is 00110000

b. +32 and -22

$$+32 = 00100000$$

$$+22 = 00010110$$

Taking the 2's complement of +22, we get -22.

$$-22 = (11101001 + 1) = 11101010$$

$$\begin{array}{r} 00100000 \\ 11101010 \\ \hline \end{array}$$

$$\begin{array}{r} 00100000 \\ 11101010 \\ \hline 10000010 \\ \text{carry bit} \rightarrow 1 \end{array}$$

\therefore Discard the carry bit. We get 00001010

\therefore The required solution is 00001010

c. -47 and +29

$$+47 = 00101111$$

$$-47 = (11010000 + 1) = 11010001$$

$$+29 = 00011101$$

$$\begin{array}{r} 11010001 \\ 00011101 \\ \hline 11101110 \end{array}$$

∴ The required solution is 11101110

d. -32 and -44

$$+32 = 00100000$$

$$-32 = (11011111 + 1) = 11100000$$

$$+44 = 00101100$$

$$-44 = (11010011 + 1) = 11010100$$

$$11100000$$

$$11010100$$

$$\text{carry bit} \rightarrow 110110100$$

• Discarding the carry bit. We get 10110100

• The required solution is 10110100.

$$M = +19 = 00010$$

$$N = -8 = 000$$

$$S = (111000_2 + 1)_2 = 1$$

Ans,

$$\begin{array}{r} 00010_2 \\ + 11100_2 \\ \hline 11110_2 \end{array}$$

Subtraction

[In subtraction, takes the 2's complement of subtrahend]

a. +28 and +19

$$M = +28 = 00011100$$

$$N = +19 = 00010011$$

$$= (11100_2 + 1)_2 = 11101101 \quad 1\text{'s complement of subtrahend}$$

$$\begin{array}{r} 00011100 \\ + 11101101 \\ \hline \end{array}$$

Discard carry bit $\rightarrow 1000010100$

\therefore Discarding carry bit we get 00001001

\therefore The required solution is 00001001

b. +39 and -21

$$M = +39 = 00100111$$

$$N = -21$$

$$= 00010101 \quad 1\text{'s complement of subtrahend}$$

$$\begin{array}{r} 00100111 \\ + 00010101 \\ \hline 00111100 \end{array}$$

\therefore The required solution is 00111100

c. +19 and -43

$$M = +19$$

$$N = -43$$

$$+19 = 00010011$$

$$+43 = 00101011$$

2's complement of subtrahend

$$\begin{array}{r} 00010011 \\ +00101011 \\ \hline 00111110 \end{array}$$

∴ The required solution is 00111110

d. -57 and -33

$$M = -57$$

$$N = -33$$

$$+57 = 00111001$$

$$-57 = 11000111$$

$$+33 = 00100001$$

2's complement of subtrahend

$$11000111$$

$$+00100001$$

$$11101000$$

∴ The required solution is 11101000

Note: To subtract two sign numbers, take the 2's complement of subtrahend and add. Discard any final carry bit.

6. Floating point Numbers

A floating point Numbers System is based on Scientific notation which is capable of representing very large and very small numbers without an increase in the number of bits and also for representing numbers that have both integer and fractional components.

A floating-point number consists of two parts plus a sign i.e. Mantissa and exponent. The mantissa is the part of floating point numbers that represents the magnitude of the number. The Exponent is the part of a floating point numbers that represent the number of places that the decimal point or binary point is to be moved. Example:-

945678900

0.245678900×10^9 ← Exponent
Mantissa

101110110

1.01110110×10^8 ← Exponent
Mantissa

For Binary floating-point Number, the format is defined by ANSI/IEEE (Institute of electrical and electronic engineering) Standard 754 -1985 in three forms:-

- Single-precision 32 bit
- Double-precision 64 bits
- Extended-precision 80 bits

Single-precision Floating-point Binary numbers.

In the Standard format for a single-precision binary number, the sign bit(s) is the left-most bit, the exponent (E) includes the next eight bits and the mantissa or fractional part (F) includes the remaining 23 bits, as shown:-



Representing the numbers in single-precision floating-point numbers.

a. 1011010010111

Normalize the given numbers

$$1.011010010111 \times 10^{12}$$

Assuming that this is a positive number. So,

Sign bit = 0

Exponent (E) = 12

$$\text{Biased Exponent (BE)} = 127 + 12 = 139$$

Biased Exponent binary representation = 10001011

Mantissa = .011010010111

The complete floating point Number:-

0	10001011	0110100101110000000000000000
---	----------	------------------------------

b. 3.248×10^4

$$3.248 \times 10^4 = 32480$$

Converting 32480 in binary form

$$32480 = 11111011100000$$

Normalize the numbers

$$1.1111011100000 \times 10^{14}$$

Assume that this is positive number. So,

Sign bit = 0

Exponent (E) = 14

$$\text{Biased Exponent} = 127 + 14 = 141$$

Biased Exponent binary representation = 10001101


Mantissa = .1111011100000

The complete floating point Number:-

0	10001101	11110111000000000000000000000000
---	----------	----------------------------------

7.

Binary codes



Code is a symbolic representation of a discrete information which may be present in the form of numbers, letters or the physical quantities. The symbols used by the binary digits are 0 and 1 which are arranged according to the rules of code.

Binary coded Decimal (BCD)

Binary coded Decimal (BCD) is the way to express each of the decimal digits with a binary code.

BCD is the combination of 4 binary digits that represent decimal numbers 0 to 9.

BCD means that each decimal digits 0 to 9 is represented by a code of 4 bits. Simply to express any decimal number in BCD, Each decimal digit should be replaced by appropriate 4 bit code.

The 8421 BCD code.

The 8421 code is a type of BCD code. BCD means that each decimal digit, 0 through 9, is represented by a binary code of four bits. The designation 8421 indicates the binary weights of the four bits ($2^3, 2^2, 2^1, 2^0$).

The 8421 code is the predominant BCD code, and when we refer to BCD, we always mean the 8421 code unless otherwise stated.

Decimal BCD conversion table

Decimal	Binary	Binary coded Decimal
0	0000	0000
1	0001	0001
2	0010	0010
3	0011	0011
4	0100	0100
5	0101	0101
6	0110	0110
7	0111	0111
8	1000	1000
9	1001	1001
10	1010	1010
11	1011	1011 Invalid BCD
12	1100	1100 code (Dont care)
13	1101	1101
14	1110	1110
15	1111	1111

Conversion of the decimal number to Binary coded Decimal -

a. 37

Since BCD is 8421 code. So replace each digit with 4 bit binary code.

3 7
0011 0111

00110111

∴ BCD code of 37 = 00110111

b. 83

Since BCD is 8421 code. So replace each digit with 4 bit binary code.

8 3
1000 0011

10000011

∴ BCD code of 83 = 10000011

c. 98

Since BCD is 8421 code. So replace each digit with 4 bit binary code

9 8

1001 1000

10011000

∴ BCD code of 98 = 10011000

d. 2479

Since BCD is 8421 code. so replace each digit with 4 bit binary code.

2 4 7 9

0010 0100 0111 1001

0010010001111001

∴ BCD code of 2479 = 0010010001111001

Conversion of the Binary coded Decimal to Decimal Number.

a. 100100110101

BCD is a 4 bit binary code. So grouping 4 bit each from left to right

1001 0011 0101

9 3 5

∴ 935

∴ (100100110101) to decimal is 935.

b. 10100010010100

BCD is a 4-bit binary code. So grouping 4 bit each from left to right

$0010 \quad 1000 \quad 1001 \quad 0100$
2 8 9 4

2894

∴ 10100010010100 decimal is 2894.

Binary Coded Decimal Addition

Rules of adding two BCD numbers

Step 1: Add the two BCD numbers, using the rules for binary addition.

Step 2: If a 4-bit sum is equal to or less than 9, it is a valid BCD number.

Step 3: If a 4-bit sum is greater than 9, or if a carry out of the 4-bit group is generated, it is an invalid result. A 6 (0110) is the 4-bit sum in order to skip the six invalid state and return the code to 8421. If a carry results when 6 is added, simply add the carry to the next 4-bit group.

a. $0101 + 0100$

$$\begin{array}{r} 0101 \\ + 0100 \\ \hline \end{array}$$

$$\begin{array}{r} 0101 \\ + 0100 \\ \hline 1001 \end{array}$$

Valid BCD because sum is not greater than 9.

b. $01110110 + 00010010$

$$\begin{array}{r} 01110110 \\ + 00010010 \\ \hline \end{array}$$

$$\begin{array}{r} 01110110 \\ + 00010010 \\ \hline 10001000 \end{array}$$

Valid BCD because sum is not greater than 9.

c. $3 + 4$

$$3 = 0011$$

$$4 = 0100$$

$$\begin{array}{r} 0011 \\ + 0100 \\ \hline \end{array}$$

$$\begin{array}{r} 0011 \\ + 0100 \\ \hline 0111 \end{array}$$

Valid BCD because sum is not greater than 9.

$$d. 61 + 37$$

$$\begin{array}{r} 6 = 0110 \\ 3 = 0011 \\ \hline 1 = 0001 \end{array}$$

$$7 = 0111$$

$$0110 \quad 0011$$

$$+ 0011 \quad 0111$$

Ans $\Phi\Phi\Phi\Phi$ Valid BCD because both are less than or equal to nine.

$$e. 1001 + 0101$$

$$\begin{array}{r} 1001 \\ + 0101 \\ \hline 1110 \end{array}$$

Invalid BCD because the sum is greater than 9.

$$\begin{array}{r} + 0110 \\ \hline 10100 \end{array}$$

0001 0100 Valid BCD

$$f. 00010110 + 00010101$$

$$\begin{array}{r} 0001 \quad 0110 \\ + 0001 \quad 0101 \\ \hline 0010 \quad 1011 \end{array}$$

Invalid BCD because right group is greater than 9.

$$\begin{array}{r} + 0110 \\ \hline 0011 \quad 0001 \end{array}$$

0011 0001 valid BCD.

$$g. 68 + 79$$

$$6 = 0110$$

$$7 = 0111$$

$$8 = 1000$$

$$9 = 1001$$

$$\begin{array}{r} 0110 \quad 1000 \\ + 0111 \quad 1001 \\ \hline 1101 \quad 10001 \end{array}$$

Invalid BCD because right group consist carry bit and left group is greater than 9.

$$\begin{array}{r} + 0110 \quad 0110 \\ \hline 10100 \quad 0111 \end{array}$$

0001 0100 0111 Valid BCD.

Von-Weighted code

Excess-3 code (XS-3 code)

Excess-3 code is also known as XS3 which is non-weighted code used to express binary code in a number greater than 3.

An Excess-3 code is obtained by adding 3 to a decimal numbers and convert it into binary form.

The key feature of excess-3 code is that it is self complementing code.

The 1's complement of an excess-3 numbers is the excess-3 code for 9's complement of the corresponding decimal number.

Decimal and Excess-3 conversion Table

Decimal number	BCD code	Excess-3 code (BCD + 0011)
0	0000	0011
1	0001	0100
2	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
9	1001	1100

Converting of the numbers to Binary Excess-3 code.

(6)₁₀

$$\begin{array}{r} 6 \\ +3 \\ \hline 9 \end{array}$$

Added by 3

Convert the above sum into binary code

9

1001

∴ The excess-3 code for 9 is 1001.

b. $(25)_{10}$

$$\begin{array}{r}
 2 \quad 5 \\
 + 3 \quad + 3 \\
 \hline
 5 \quad 8
 \end{array}
 \text{Add by 3}$$

Converting the above sum into Binary code

 $0101 \quad 1000$

∴ The excess-3 code for 25 is 01011000.

c. $(643)_{10}$

$$\begin{array}{r}
 6 \quad 4 \quad 3 \\
 + 3 \quad + 3 \quad + 3 \\
 \hline
 9 \quad 7 \quad 6
 \end{array}
 \text{Add by 3}$$

Converting above sum into Binary code.

 $1001 \quad 0111 \quad 0110$

∴ The excess-3 code for 643 is 100101110110.

d. $(14.53)_{10}$

$$\begin{array}{r}
 1 \quad 4 \quad . \quad 5 \quad 8 \\
 + 3 \quad + 3 \quad + 3 \quad + 3 \\
 \hline
 4 \quad 7 \quad . \quad 8 \quad 6
 \end{array}
 \text{Add by 3}$$

Converting above sum into Binary code.

 $0100 \quad 0111 \quad . \quad 1000 \quad 0110$

∴ The excess-3 code for 14.53 is 01000111.10000110

e. $(34.57)_{10}$

$$\begin{array}{r}
 3 \quad 4 \quad . \quad 5 \quad 7 \\
 + 3 \quad + 3 \quad + 3 \quad + 3 \\
 \hline
 6 \quad 7 \quad . \quad 8 \quad 10
 \end{array}
 \text{Add by 3}$$

Converting above sum into Binary code.

 $0110 \quad 0111 \quad . \quad 1000 \quad 1010$

∴ The excess-3 code for 34.57 is 01100111.10001010

f. $(10010111)_2$

Grouping the 4-bits from left to right

$$\begin{array}{r} 1001 \quad 0111 \\ + 0011 \quad + 0011 \quad \text{Add by } 0011 \\ \hline 1100 \quad 1010 \end{array}$$

\therefore The excess-3 code for 10010111 is 11001010 .

g. $(100010010011.00100011)_2$

Grouping the 4-bits from left to right before point and right to right after point

$$\begin{array}{r} 1000 \quad 1001 \quad 0011 \quad + 0010 \quad 0011 \\ + 0011 \quad \text{Add by } 0011 \\ \hline 1011 \quad 1100 \quad 0110 \quad + 0101 \quad 0110 \end{array}$$

\therefore The excess-3 code for (100010010011.00100011) is 10111000110.01010110

b. Grey code

Grey code is an unweighted code which have no specific weights assigned to the bit positions.

The Grey code belongs to a class of codes called minimum change codes in which only one bits in the code group changes when moving from one stage to next.

The two successive values differs in only one bit.

Binary Numbers are converted into grey code in order to reduce switching operations.

Grey code is also known as unweighted code, Minimum error code, Unit distance code and Reflected Binary code.

The Grey code can have any number of bits.

Four-Bit Grey code Table

Decimal Number	Binary Number	Grey Code
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110
5	0101	0111
6	0110	0100
7	0111	0101
8	1000	1100
9	1001	1101
10	1010	1110
11	1011	1110
12	1100	1010
13	1101	1011
14	1110	1001
15	1111	1000

Binary to Grey conversion

Step 1: The most significant bit (left-most) in the Grey code is the same as the corresponding MSB in the binary number.

Step 2: Going from left to right, add each adjacent pair of binary code bits to get the next Grey code bit. Discard carries.

Step 3: Repeat the process.

Example:-

10110

MSB

↓
1 0 1 1 0 → Binary number
↓↓ ↓↓ ↓↓ ↓↓
1 1 1 0 1 → Grey code

Convert the following Binary number to Grey code.

i. 1011

$$\begin{array}{cccc} 1 & 0 & 1 & 1 \\ \downarrow & \nearrow & \downarrow & \nearrow \\ 1 & 1 & 1 & 0 \end{array}$$

$$\therefore \text{Grey code} = 1110$$

iii. 1111

$$\begin{array}{ccccc} 1 & 1 & 1 & 1 & 1 \\ \downarrow & \nearrow & \downarrow & \nearrow & \downarrow \\ 1 & 0 & 0 & 0 & 0 \end{array}$$

$$\therefore \text{Grey code} = 1000$$

ii. 1110

$$\begin{array}{ccccc} 1 & 1 & 1 & 1 & 0 \\ \downarrow & \nearrow & \downarrow & \nearrow & \downarrow \\ 1 & 0 & 0 & 1 & 1 \end{array}$$

$$\therefore \text{Grey code} = 1001$$

iv. 11011

$$\begin{array}{ccccc} 1 & 1 & 0 & 1 & 1 \\ \downarrow & \nearrow & \downarrow & \nearrow & \downarrow \\ 1 & 0 & 1 & 1 & 0 \end{array}$$

$$\therefore \text{Grey code} = 10110$$

v. 11011011

$$\begin{array}{ccccccc} 1 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 1 \\ \downarrow & \nearrow & \downarrow & \nearrow & \downarrow & \nearrow & \downarrow & \nearrow & \downarrow \\ 1 & 0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 \end{array}$$

$$\therefore \text{Grey code} = 101101010$$

Grey to Binary conversion

Step 1 :- The most significant bit (left-most) in the binary code is the same as the corresponding bit in the Grey code.

Step 2 :- Add each binary code bit generated to the Grey code bit in the next adjacent position. Discard carries.

Step 3 :- Repeat process

Example :-

11101

$$\begin{array}{cccccc} 1 & 1 & 1 & 0 & 1 & \rightarrow \text{Grey code} \\ \downarrow & \nearrow & \downarrow & \nearrow & \downarrow & \\ 1 & 0 & 1 & 1 & 0 & \end{array}$$

Copyright By CoursePal
All Right Reserved

Convert the following Grey Code to Binary number.

Q. 1000 1101 1010 1111

1 0 0 0
 $\downarrow P_1^T P_0^T P_3^T$

1 1 0 1 0 1 1 1 1 1
 $\downarrow P_5^T P_4^T P_6^T P_7^T P_2^T P_1^T P_0^T$

\therefore Binary Number = 1111

\therefore Binary Number = 11001010

Q. 1110101 110001100

1 1 1 0 1 0 1
 $\downarrow P_7^T P_6^T P_5^T P_4^T P_3^T P_2^T$
 1 0 1 1 0 0 1

1 0 0 0 0 0 0 0 0 0
 $\downarrow P_9^T P_8^T P_7^T P_6^T P_5^T P_4^T P_3^T P_2^T P_1^T$
 1 0 1 1 1 0 1 1

\therefore Binary Number = 1011001

\therefore Binary Number = 101110111

Q. 1101101

1 1 0 1 1 0 1
 $\downarrow P_7^T P_6^T P_5^T P_4^T P_3^T P_2^T$
 1 0 0 1 0 0 1

\therefore Binary Number = 10010010

9. Error Detecting and Correcting Codes

a. Parity Bit

If a single error transforms of a valid code word into an invalid code, it is said to be a single error detecting code.

Parity bit is simply a error detecting extra bit for 1 bit error.

The most simple and commonly use error detecting method is parity check in which an extra parity bit is included with the binary message to make the total number of 1's either even or odd resulting in two methods.

Parity bit is an extra bit added to the original message used to detect error.

There are two types of parity bit

They are:

i. Even parity

If the total number of 1's in original data is even, parity bit will be 0 else the parity bit will be 1.

ii. Odd parity

If the total number of 1's in original data is odd, parity bit will be 0 else the parity bit will be 1.

When digital signals (group of 0's and 1's) are transmitted from one circuit or system to another circuit, error may occur. The change of one to zero or zero to one during transmission is known as error. So, it is necessary to detect and correct errors to obtain the correct message.

Parity Method for Error Detection

This is a concept to detect error.

Single bit error is detected by this method.

Parity is an additional bit added to the original data at the transmission before transmitting the data.

Before adding the parity bit, number of the 1's or 0's is calculated in the data. Based on this calculation extra (parity) bit is defined.

The circuit which adds a parity bit to the data and then transmits is called parity generator and the parity bits are transmitted and are checked at the receiver.

If the parity bits sent from the transmitter and the parity bit received from the receiver are not equal, then the error is detected.

The circuit which checks the parity at the receiver is called parity checker.

4-bits Data

A	B	C	D	Data	Even parity	Odd parity
0	0	0	0	0000	0	1
0	0	0	1	0001	1	0
0	0	1	0	0010	1	0
0	0	1	1	0011	0	1
0	1	0	0	0100	0	0
0	1	0	1	0101	0	1
0	1	1	0	0110	0	1
0	1	1	1	0111	1	0
1	0	0	0	1000	1	0
1	0	0	1	1001	0	1
1	0	1	0	1010	0	1
1	0	1	1	1011	1	0
1	1	0	0	1100	0	1
1	1	0	1	1101	1	0
1	1	1	0	1110	1	0
1	1	1	1	1111	0	1

b. Hamming code

Hamming code is given by R.W hamming (Scientist) for error detection and correction.

7 bit hamming code is used commonly. In 7 bit hamming code, we are having 4 data bits and 3 parity bits. Then, we have to decide the position of data bits and parity bits in seven bit hamming code.

Following following the hamming rules for the parity bits, we can get the position of parity bits as shown below.

$$2^n$$

$$2^0 = 1$$

$$2^1 = 2$$

$$2^2 = 4$$

$$2^3 = 8$$

} Parity position

$2^3 = 8 \rightarrow$ Discarded "We need 7 bits only"

D_7	D_6	D_5	D_4	D_3	D_2	D_1
-------	-------	-------	-------	-------	-------	-------

Where, D_1 is related with D_3, D_5, D_7

D_2 is related with D_3, D_6, D_7

D_4 is related with D_5, D_6, D_7

Example:-

- i. If the 7-bit hamming codeword received by a receiver is 1011011. Assuming the even parity checker method state whether the received codeword is correct or wrong if wrong, locate the bit having an error and correct it.

1	0	01	1	0	11	1
D_7	D_6	D_5	D_4	D_3	D_2	D_1

First check for D_4

$D_4 \Rightarrow D_5 \ D_6 \ D_7 \ P_4$: The total number of 1's is odd since error occurs because of even parity method

$\therefore P_4 = 1$

Second check of P_2

$P_2 \Rightarrow D_3 \ D_6 \ D_7 \ P_2$: The total number of 1's is even : Since no error occurs because of even parity method.

$\therefore P_2 = 0$

Third check of P_1

$P_1 \Rightarrow D_3 \ D_5 \ D_7 \ P_1$: The total number of 1's is odd. Since error occurs because of even parity method.

$\therefore P_1 = 1$

Again

$P_4 P_2 P_1 \Rightarrow (101)_2 = 5_{10}$

\therefore This means that 5th position of bit have an error.

\therefore Since the original message is 1001011

1	0	0	1	0	1	1	0
---	---	---	---	---	---	---	---

Q. If received 7-bit message is 1111011. Assuming even parity, state the data is correct or not. If yes correct the error.

1	1	1	1	0	1	1
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	P ₁

First check for P₄

$$P_4 \Rightarrow D_5 \ D_6 \ D_7 \ D_4 \\ 1 \ 1 \ 1 \ 1 \quad \therefore \text{No error} \therefore P_4 = 0$$

$$P_2 \Rightarrow D_3 \ D_5 \ D_6 \ D_2 \\ 0 \ 1 \ 1 \ 1 \quad \therefore \text{Error occurs} \therefore P_2 = 1$$

$$P_1 \Rightarrow D_3 \ D_5 \ D_7 \ D_1 \\ 0 \ 1 \ 1 \ 1 \quad \therefore \text{Error occurs} \therefore P_1 = 1$$

Again,

$$P_4 \oplus P_1 \Rightarrow (011)_2 \Rightarrow 3_{10}$$

∴ This means that 3rd position of bit have an error.

∴ So, the original message is 1111111

1	1	1	1	1	1	1
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	P ₁

Unit-3 Combinational Logic Design

DATE _____

PAGE _____

1. Logic Gates

Logic gates are the basic building blocks of any digital system. It is an electronic circuit having one or more than one input and only one output.

Types of gates

- a. NOT Gate
 - b. AND Gate
 - c. OR Gate
 - d. NAND Gate
 - e. NOR Gate
 - f. XOR (ExOR) Gate
 - g. X-NOR (Ex-OR) Gate
- } Basic Gates } Universal Gates } Extended/Hybrid Gates

a. NOT Gate

When the input is low, the output is HIGH; When the input is HIGH, the output is low. This is a NOT Gate. It produce an inverted output pulse, so it is also called inverter.

Diagram:-



\therefore NOT Gate


$$\therefore \text{function } (F) = \bar{A}/A'$$

Truth Table

Input(A) Output(F)

0	1	0	1	0	1
1	0	1	0	1	0


Wave form of NOT Gate Operation



b. AND Gate

When all the input is HIGH, the output is HIGH; When one of the inputs is LOW, the output is LOW. This kind of gate is called AND gate.

Diagram:-




$$\therefore \text{Function } (F) = AB$$

c. Truth Table

Input A	Input B	Output (AB)
0	0	0
0	1	0
1	0	0
1	1	1

Wave form for AND Gate Operation


Input



c. OR Gate

When one of the input is HIGH, the output is HIGH; when all the input is LOW, the output is LOW. This kind of logic gate is known as OR Gate.

Diagram:-




$$\therefore \text{Function } (F) = A+B$$

Truth Table

Input A	Input B	Output ($A+B$)
0	0	0
0	1	1
1	0	1
1	1	1

Waveform for OR Gate operation


Input



d. NAND Gate

When one of the inputs is LOW, the output is HIGH; when all the inputs are HIGH, the output is Low. It is known as NAND Gate. It is also known as inversion of AND Gate.

Diagram :-



$$\therefore \text{function } (F) = \overline{AB}$$

Truth Table

Input A	Input B	Output \overline{AB}
0	0	1
0	1	1
1	0	1
1	1	0


Waveform for NAND Gate Operation



e. NOR Gate

When all the input is LOW, the Output is HIGH; When one of the input is HIGH, the Output is LOW. This kind of logic gate is known as NOR Gate. It is inversion or complementation form of OR Gate.

Diagram:-




Logic Function (F) = $\overline{A+B}$

TruthTable

Input	A	B	$A+B$	Output	$\overline{A+B}$
0	0	0	0	1	
0	1	0	1	0	
1	0	1	1	0	
1	1	1	1	0	

Waveform for NOR Gate Operation




f. XOR (Ex-OR) Gates

In two inputs, when the inputs are at opposite logic levels, the output is High. When the both inputs are same, the output is Low. This kind of gate is known as X-OR / Ex-OR / Exclusive gate.

Note:- If 1's is odd output is 1, if 1's is even output is 0.

Diagram :-



$$\text{it function}(P) \Rightarrow A \oplus B = A\bar{B} + \bar{A}B$$

Truth Table

Input	Output	Input	\bar{A}	\bar{B}	$A\bar{B}$	$\bar{A}B$	Output
A	B	A	B	\bar{A}	\bar{B}	$A\bar{B} + \bar{A}B$	$A \oplus B$
0	0	0	0	1	0	0	0
0	1	0	1	0	0	1	1
1	0	1	0	0	1	0	1
1	1	0	1	0	0	0	0


Waveform for X-OR Gate

Input

A	0	0	1	1	1	1
B	1	1	1	1	0	0

Output


0	1	1	0	1	1	0
1	0	0	1	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	1



g. X-NOR (Ex-NOR) Gate

In two inputs, when the both input are at same logic level, the output is High; when the input are at opposite logic level, the output is Low. This kind of gates is known as NOR or Ex-NOR Gate. It is the reverse or complementary form of X-OR gate.

Diagram:-



$$\therefore \text{Function } (F) = \overline{A \oplus B} = A \ominus B = AB + A\bar{B} = \bar{A}\bar{B} + \bar{A}B$$

\therefore Note :- Equivalence gate also called to X-NOR gate.

Even Number of 1's in output is high and odd number of 1's, output is Low.

Truth Table


Input	A	B	Output	A ⊕ B	Input	A	B	ĀB̄	AB + ĀB̄
1	0	0	1	1	0	0	1	1	1
0	1	0	0	0	0	1	1	0	0
1	0	1	0	1	1	0	0	1	0
1	1	1	1	0	1	1	0	0	1

Waveform of Ex-NOR Gate

Input

A

B



AB + ĀB̄

2. Universal Gates

A universal gate is a gate which can implement any other Boolean function without need to use any other gate type. NAND and NOR Gates are the universal gates. NAND and NOR are called universal gates because all other type of gates can be realized using these gates.

Some rules:-

$$\overline{\overline{A}} = A$$

$$i. \overline{A+A} = A \text{ and } A \cdot \overline{A} = 1$$


$$ii. \overline{A+B} = \overline{A} \cdot \overline{B}$$

$$iii. \overline{A \cdot B} = \overline{A} + \overline{B}$$


Realization of other Gates using NAND Gate

a. Realization of NOT Gate using NAND Gate.

NOT Gate



NOT Gate using NAND Gate




$$\therefore A \cdot A = A$$

b. Realization of AND Gate using NAND Gate

AND Gate




AND Gate using NAND Gate




$$\therefore \overline{A} = A$$

c. Realization of OR Gate using NAND Gate

OR Gate




OR Gate using NAND Gate




$$\therefore \overline{A}\overline{B} = \overline{A}\overline{B} \text{ and } \overline{A} + \overline{B} = \overline{\overline{A}\cdot\overline{B}}$$

d. Realization of NOR Gate using NAND Gate

NOR Gate




NOR Gate using NAND Gate




$$\therefore \overline{A}\overline{B} = \overline{A}\overline{B} = \overline{A} + \overline{B} = A + B$$

e. Realization of Ex-OR Gate using NAND Gate

Ex-OR Gate




Ex-OR Gate using NAND Gate




f. Realization of Ex-NOR Gate using NAND Gate

Ex-NOR Gate



Ex-NOR using NAND Gate



$$\therefore \bar{A} \cdot \bar{B} + \bar{A} \cdot \bar{A} = A \oplus B$$

$$\bar{A} \cdot \bar{B} + \bar{A} \cdot \bar{A}$$

$$\bar{A} + \bar{B} = \bar{A} \cdot \bar{B} + \bar{A} \cdot \bar{B}$$


$$\bar{A} \cdot \bar{B} + \bar{A} \cdot \bar{B}$$

$$\bar{A} + \bar{B} = \bar{A} \cdot \bar{B} + \bar{A} \cdot \bar{B}$$

Realization of Other Gates using NOR Gate

a. Realization of NOT Gate using NOR Gate

NOT Gate




NOT Gate using NOR Gate




$$\therefore A + A = A$$

b. Realization of AND Gate using NOR Gate

AND Gate




AND Gate using NOR Gate




c. Realization of OR Gate using NOR Gate


OR Gate




OR Gate using NOR Gate




d. Realization of NAND Gate Using NOR Gate
NAND Gate




NAND Gate using NOR Gate




e. Realization of Ex-OR Gate using NOR Gate
Ex-OR Gate




Ex-OR Gate Using NOR Gate



f. Realization of Ex-NOR Gate Using NOR Gate
Ex-NOR Gate



Ex-NOR Gate using NOR Gate



$$\therefore \overline{A+\overline{A}B} + \overline{B+\overline{A}B} = AB + A'B$$

3. Boolean Algebra and Logic Simplification

Boolean Algebra is the mathematics of digital logic.

It is a set of rules used to simplify the given logic expression without changing its functionality.

It helps to reduce a number of gates in the circuit design.

Example:-


$$\begin{aligned} & A'B + BC + ABC \\ & = A'B + BC(1+A) \quad (\because 1+A=1) \\ & = A'B + BC \end{aligned}$$

IV Laws and rules of Boolean Algebra


Laws:-

a. Commutative Laws

(i) $A+B = B+A$




(ii) $AB = BA$




b. Associative Laws

(i) $A+(B+C) = (A+B)+C$




(ii) $A(BC) = (AB) \cdot C$




C- Distributive Laws

$$(i) A(B+C) = AB+AC$$



$$(ii) A+BC = (A+B)(A+C)$$



Rules :-

$$a. A+0 = A$$

$$g. A \cdot A = A$$

$$b. A+1 = 1$$

$$h. A \cdot \bar{A} = 0$$

$$c. A \cdot 0 = 0$$

$$i. \bar{A} = A$$

$$d. A \cdot 1 = A$$

$$j. A + AB = A$$

$$e. A+A = A$$

$$k. A + \bar{A}B = A + B$$

$$f. A + \bar{A} = 1$$

$$l. (A+B)(A+C) = A+BC$$

$$A + AB = A$$

Truth Table

$$\Rightarrow A(B+B)$$

A	B	AB	$A+AB$
0	0	0	0
0	1	0	0
1	0	0	1
1	1	1	1

$$\Rightarrow A \cdot 1 \quad (\because 1+B=1)$$

$$\Rightarrow A$$

$$\therefore A = A+AB$$

$$A + \bar{A} B = A + B$$

$$\Rightarrow (A + \bar{A})(A + B) \quad (\because A + B C = (A + B)(A + C))$$

$$\Rightarrow 1 \cdot (A + B) \quad [\because A + \bar{A} = 1]$$

$$\Rightarrow A + B$$

Truth Table

A	B	$A + B$	\bar{A}	$\bar{A}B$	$A + \bar{A}B$
0	0	0	1	0	0
0	1	1	1	1	1
1	0	1	0	0	1
1	1	1	0	1	1

$$\therefore A + B = A + \bar{A}B$$

$$(A + B)(A + C) = A + BC$$

$$\Rightarrow AA + AC + AB + BC$$

$$\Rightarrow A + AC + AB + BC \quad [C: A \cdot A = A]$$

$$\Rightarrow A(1 + AC) + AB + BC$$

$$= A + AB + BC \quad [C: 1 + A = 1]$$

$$= A(1 + B) + BC$$

$$= A + BC \quad [C: 1 + A = 1]$$

Truth Table

A	B	C	$A + B$	$A + C$	$(A+B)(B+C)$	BC	$A + BC$
0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0
0	1	0	1	0	0	0	0
0	1	1	1	1	1	1	1
1	0	0	1	1	1	0	1
1	0	1	1	1	1	0	1
1	1	0	1	1	1	0	1
1	1	1	1	1	1	1	1

$$\therefore (A + B)(B + C) = A + BC$$

De Morgan's Theorem


First Theorem

It states that, "The complement of a sum equal product of variables is equal to the sum of the complements of the variables."

$$\text{i.e. } \overline{AB} = \overline{A} + \overline{B}$$

NAND \equiv Negative-OR

Diagram:-



Truth Table

Inputs	A	B	AB	Output 1 \overline{AB}	\overline{A}	\overline{B}	Output 2 $\overline{A} + \overline{B}$
0	0	0	0	1	1	1	1
0	1	0	0	1	1	0	1
1	0	0	0	1	0	1	1
1	1	1	1	0	0	0	0

$$\therefore \text{Output 1 } (\overline{AB}) = \text{Output 2 } (\overline{A} + \overline{B})$$


Second Theorem

It states that, "The complement of a sum of variables is equal to the product of the complements of the variables."

$$\text{i.e. } \overline{A+B} = \overline{A} \cdot \overline{B}$$

NOR \equiv Negative AND

Diagram:-



Truth Table

Inputs		$A+B$	$\frac{Output\ 1}{A+B}$	\bar{A}	\bar{B}	$\frac{Output\ 2}{\bar{A}\cdot\bar{B}}$
0	0	0	1	1	1	1
0	1	1	0	1	0	0
1	0	1	0	0	1	0
1	1	1	0	0	0	0

$$\therefore Output\ 1(\bar{A}+\bar{B}) = Output\ 2(\bar{A}\cdot\bar{B})$$

Simplify the equation using De Morgan's Theorem to the equations:

$$i. \quad \bar{A}\bar{B}\bar{C}$$

$$= \bar{A} + \bar{B} + \bar{C}$$

$$ii. \quad \overline{A+B+C+D}$$

$$= \bar{A}\cdot\bar{B}\cdot\bar{C}\cdot\bar{D}$$

$$iii. \quad \overline{\bar{A}+\bar{B}+\bar{C}}$$

$$= \bar{\bar{A}}\cdot\bar{\bar{B}}\cdot\bar{\bar{C}}$$

$$= ABC$$

$$iv. \quad (\bar{A}\bar{B}+C)\cdot(\bar{A}+\bar{B}\bar{C})$$

$$= (\bar{A}\bar{B}+C) + (\bar{A}+\bar{B}\bar{C})$$

$$= (\bar{A}\bar{B}\cdot\bar{C}) + (\bar{A}\cdot\bar{B}\bar{C})$$

$$= (\bar{A}+\bar{B})\cdot\bar{C} + \bar{A}\cdot(\bar{B}+\bar{C})$$

$$v. \quad \overline{\bar{A}+\bar{B}\bar{C}} + D\overline{(E+F)}$$

$$= (\bar{A}+\bar{B}\bar{C})\cdot(D(E+F))$$

$$= (\bar{A}+\bar{B}\bar{C})\cdot\overline{D+E}$$

$$= (\bar{A}+\bar{B}\bar{C})\cdot\overline{D} + (\bar{E}+\bar{F})$$

Simplifying the Equation using Boolean Algebra.

$$i. \quad n + n'y$$

$$= (n+n') (n+y) \quad [\because A+BC = (A+B) (A+C)]$$

$$= 1 \cdot (n+y) \quad [\because n+n' = 1]$$

$$= (n+y)$$

$$ii. \quad n(n'+y)$$

$$= nn'+ny$$

$$= 0 + ny \quad (\because n \cdot n' = 0)$$

$$= ny$$

$$iii. \quad n'y'z + n'yz + ny'$$

$$= n'z(y'+y) + ny'$$

$$= n'z \cdot 1 + ny' \quad [\because n'+n = 1]$$

$$= n'z + ny'$$

$$iv. \quad ny + n'z + yz$$

$$= ny + n'z + yz \cdot (n+n')$$

$$= ny + n'z + nyz + n'yz$$

$$= ny + nyz + n'z + n'yz$$

$$= ny(1+z) + n'z(1+y) \quad [\because 1+z=1]$$

$$= ny \cdot 1 + n'z \cdot 1$$

$$= ny + n'z$$

$$v. \quad AB + A(B+C) + B(B+C)$$

$$= AB + AB + AC + B \cdot B + BC$$

$$= A \cdot B + AC + B + BC \quad (\because AB + AB = AB \text{ & } B \cdot B = B)$$

$$= AB + AC + BC$$

$$= B(A+1) + AC + BC$$

$$= B + AC + BC$$

$$= B(1+C) + AC$$

$$= B + AC$$

$$\begin{aligned}
 \text{v. } & [AB(C+\overline{BD}) + \overline{AB}] CD \\
 &= [ABC + AB \cdot (\overline{BD}) + \overline{AB}] CD \\
 &= [ABC + AB \cdot (\overline{B} + \overline{D}) + \overline{AB}] CD \\
 &= [ABC + AB \cdot \overline{B} + AB \cdot \overline{D} + \overline{AB}] CD \\
 &= [ABC + 0 + AB\overline{D} + \overline{AB}] CD \quad [\because B \cdot \overline{B} = 0] \\
 &= [ABCD \cdot C + ABCD \cdot \overline{D} + \overline{AB} \cdot CD] \\
 &= [ABC\overline{D} + 0 + \overline{AB} \cdot CD] \quad [\because C \cdot C = C \text{ & } D \cdot \overline{D} = 0] \\
 &= CD [AB + \overline{AB}] \\
 &= CD \cdot 1 \quad [AB + \overline{AB} = 1] \\
 &= CD
 \end{aligned}$$

$$\begin{aligned}
 \text{vi. } & [\overline{A}\overline{B} (C+\overline{BD}) + \overline{A}\overline{B}\overline{B}] C \\
 &= [\overline{A}\overline{B}C + \overline{A}\overline{B} \cdot \overline{B}D + \overline{A}\overline{B}\overline{B}] C \\
 &= [\overline{A}\overline{B}C + 0 + \overline{A}\overline{B}\overline{B}] C \quad [\because B \cdot \overline{B} = 0] \\
 &= A\overline{B}C \cdot C + \overline{A}\overline{B} \cdot C \\
 &= A\overline{B}C + A\overline{B}C \quad [\because B \cdot C = C] \\
 &= \overline{A}C \cdot (A + \overline{A}) \\
 &= \overline{B}C \cdot 1 = \overline{B}C \quad [\because A + \overline{A} = 1]
 \end{aligned}$$

$$\begin{aligned}
 \text{vii. } & \overline{A}\overline{B}C + A\overline{B}\overline{C} + \overline{A}\overline{B}\overline{C} + A\overline{B}C + ABC \\
 &= \overline{A}\overline{B}C + A\overline{B}\overline{C} + \overline{A}\overline{B}\overline{C} + AC(B + \overline{B}) \\
 &= \overline{A}\overline{B}C + A\overline{B}\overline{C} + \overline{A}\overline{B}\overline{C} \quad [\because B + \overline{B} = 1] + AC \cdot 1 \quad [\because B + \overline{B} = 1] \\
 &= A\overline{B}C + BC(A + \overline{A}) + AC \quad [\because A + \overline{A} = 1] \\
 &= \overline{A}\overline{B}C + \overline{B}\overline{C} \cdot 1 + AC \quad [\because A + \overline{A} = 1] \\
 &= \overline{A}\overline{B}C + AC + \overline{B}\overline{C} \\
 &= C \cdot (\overline{A}\overline{B} + A) + \overline{B}\overline{C} \\
 &= C(B + A) + \overline{B}\overline{C} \quad [\because A + \overline{A}B = A + B] \\
 &= (A + B)C + \overline{B}\overline{C}
 \end{aligned}$$

4. Canonical and standard form

- Product term
- Sum term
- SOP
- POS
- SSOP
- SPOS
- Minterm
- Maxterm

Product term

The AND function is referred to as a product. The variables in the product term can be appeared either in complemented or un-complemented form.

Example:- ABC , $\bar{A}Bc$, $A\bar{B}CD$, $\bar{A}\bar{B}\bar{C}\bar{D}$, $\bar{A}B\bar{C}D$,

Sum term

The OR function is referred to as a sum. The variables in the sum term can appeared either in complemented or un-complemented form. Example:- $A+B+c$, $\bar{A}+\bar{B}+\bar{C}+D$, $A+\bar{B}+c+\bar{D}$, $\bar{A}+\bar{B}+c+D$

SOP (Sum of product)

The logical ^{sum} product of two or more sum term is called SOP expression.

Example:- $AB + BCD$, $BCD + \bar{A}\bar{B}$, $ABC + \bar{ACD}$

POS (product of sum)

The logical product of two or more sum term is called POS expression.

Example:- $(A+B+c) \cdot (\bar{A}+\bar{B}+\bar{C})$, $(A+B) \cdot (A+C) \cdot (A+B+C)$

SSOP (Standard sum of product)

In SSOP, the product variable should be same and equal but may contain ^{complement}.

Example:- $ABCD + A\bar{B}CD$, $\bar{A}BCD + A\bar{B}CD$

SPOS (Standard product of sum)

In SPOS, the product sum variable should be same but the variable may be complement.

Example:- $(A+B+C+D) \cdot (\bar{A}+\bar{B}+\bar{C}+\bar{D})$, $(A+B+C) \cdot (\bar{A}+\bar{B}+\bar{C})$

Minterm

Each individual term in Standard sum of product is called minterm.

Example:- $\bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}CD + \bar{ABC}\bar{D}$

$$\begin{array}{cccc} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 \end{array}$$

$$\begin{array}{cccc} 0 & 0 & 1 & 1 \\ 0 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 \end{array}$$

$$M_0, M_1, M_2$$

Maxterm

Each individual term in standard product of sum is called maxterm.

Example:- $(A+B+C) \cdot (A+B+\bar{C}) \cdot (A+\bar{B}+\bar{C})$

$$\begin{array}{cccc} 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 1 \\ 0 & 1 & 1 & 1 \end{array}$$

$$M_0, M_1, M_2$$

Here:-

In SOP $[0 - \bar{A}]$ - product

In POS $[0 - A]$ - sum.

Boolean expression as a sum of minterm or product of maxterm called are said to be in Canonical form.

Minterm and Maxterm

n	y	z	Product Term		Sum Term	Designation
			Term	Designation		
0	0	0	$\bar{x}\bar{y}\bar{z}$	m_0	$\bar{x}+\bar{y}+z$	M_0
0	0	1	$\bar{x}\bar{y}z$	m_1	$\bar{x}+\bar{y}+z'$	M_1
0	1	0	$x\bar{y}\bar{z}$	m_2	$x+\bar{y}+z$	M_2
0	1	1	$x\bar{y}z$	m_3	$x+\bar{y}+z'$	M_3
1	0	0	$\bar{x}y^2$	m_4	$\bar{x}+y+z$	M_4
1	0	1	$\bar{x}y^2$	m_5	\bar{x}^2+y+z'	M_5
1	1	0	xy^2	m_6	x^2+y+z	M_6
1	1	1	xy^2	m_7	x^2+y+z'	M_7

Canonical Representation

$$F = AB + C'$$

Truth Table

A	B	C	$AB + C'$
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

SOP

Rows with output 1

Each row product

0 is primed - \bar{A}

1 is unprimed - A

$$F = \bar{A}\bar{B}\bar{C} + \bar{A}BC + \bar{A}\bar{B}C + ABC + AB\bar{C}$$

000 010 100 101 111

m_0 m_2 m_4 m_6 m_7

$m_0 + m_2 + m_4 + m_6 + m_7$

$$\therefore f(A, B, C) = \Sigma_m (0, 2, 4, 6, 7)$$

POS

Row with output 0

Each row sum

1 is primed - \bar{A}

0 is unprimed - A

$$F = (A + \bar{B} + \bar{C}) + (\bar{A} + B + \bar{C}) + (\bar{A} + \bar{B} + C)$$

001 011 101

1 3

$M_1 \cdot M_3 \cdot M_5$

$$\therefore F(A, B, C) = \prod M (1, 3, 5)$$

Standard Sum of product (SSOP)

A Standard SOP expression is one in which all the variables in the domain appear in each product term in the expression.

Each term that doesn't contain other variables in the domain can be expanded into standard form to include all variables in the domain. Therefore any non-standard expression can be converted into equivalent standard expression using boolean algebra.

Example of SSOP is $\bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D + AB\bar{C}\bar{D} + ABCD$, $AB + \bar{A}B + \bar{A}\bar{B}$, $xyz + \bar{x}yz + xy\bar{z} + x\bar{y}\bar{z} + \bar{x}\bar{y}\bar{z}$,

Step for converting non-standard SOP to Standard SOP

Step 1 : Multiply each non-standard form by a term made up of the sum of missing variables and its complement $[A + \bar{A}]$.

Step 2 : Repeat step 1 if the resulting expression is not standard

Conversion of product term of a SOP to standard SOP.

a. $A\bar{B}C + \bar{A}\bar{B} + AB\bar{C}D$

The domain of this SOP expression is A, B, C, D .

Take one term at a time.

The first term is missing variable D or \bar{D} . So, multiply it by $D + \bar{D}$. We get

$$AB\bar{C} = A\bar{B}C (D + \bar{D})$$

$$= \boxed{A\bar{B}CD + A\bar{B}C\bar{D}}$$

Likewise, the second term is missing variable C or \bar{C} and D or \bar{D} .

So, multiply it by $C + \bar{C}$ and $D + \bar{D}$. We get.

$$\bar{A}\bar{B} = \bar{A}\bar{B} (C + \bar{C}) (D + \bar{D})$$

$$= \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} (D + \bar{D})$$

$$= \boxed{\bar{A}\bar{B}CD + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D}}$$

The third term is in standard form. So, no need of change.

$$\boxed{AB\bar{C}D}$$

The complete standard form of the original expression is

$$AB\bar{C}D + A\bar{B}CD + \bar{A}\bar{B}CD + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D} + AB\bar{C}\bar{D}$$

$$AB\bar{C}\bar{D} + \bar{A}\bar{B}CD + A\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}C\bar{D} + A\bar{B}\bar{C}\bar{D} + AB\bar{C}D + AB\bar{C}\bar{D}$$

b. $w\bar{x}y + \bar{w}y\bar{z} + w\bar{y}\bar{z}$

The domain of this SOP expression is w, x, y and z .

Take one term at a time.

The first term is missing variable z or \bar{z} . So, multiply it by $z + \bar{z}$. We get

$$w\bar{x}y = w\bar{x}y (z + \bar{z}) = \boxed{w\bar{x}yz + w\bar{x}y\bar{z}}$$

Likewise, the second term is missing variable w or \bar{w} . So, multiply it by $w + \bar{w}$.

$$\bar{w}y\bar{z} = \bar{w}y\bar{z} (w + \bar{w}) = \boxed{w\bar{w}y\bar{z} + \bar{w}y\bar{z}}$$

The third term is missing x or \bar{x} . So, multiply it by $x + \bar{x}$. We get

$$w\bar{y}\bar{z} = w\bar{y}\bar{z} (x + \bar{x}) = \boxed{w\bar{x}\bar{y}\bar{z} + w\bar{y}\bar{z}}$$

The complete standard SOP form of the expression is

$$w\bar{x}yz + w\bar{x}y\bar{z} + w\bar{x}y\bar{z} + \bar{w}xy\bar{z} + w\bar{w}y\bar{z} + w\bar{w}y\bar{z}$$

$$\bar{w}\bar{x}y\bar{z} + w\bar{x}y\bar{z} + w\bar{x}y\bar{z} + w\bar{y}\bar{z} + w\bar{y}\bar{z}$$

Express the boolean function $F = A + \bar{B}C$ as a sum of minterms.

$$F = A + \bar{B}C$$

The function is not in standard SOP form.

The domain of the sop function is A, B and C.

The first term is missing $B\bar{C}$ and $C\bar{A}$. So multiply it by $B\bar{C}$ and $C\bar{A}$.

$$A = A(B + \bar{B})(C + \bar{C})$$

$$= AB + A\bar{B}(1 + \bar{C})$$

$$= \boxed{ABC + A\bar{B}C + A\bar{B}\bar{C}}$$

The second term is missing $A\bar{C}$ and $B\bar{C}$, multiply it by $A + \bar{C}$.

$$\bar{B}C = \bar{B}C(A + \bar{C})$$

$$= \boxed{ABC + A\bar{B}C}$$

The complete standard SOP form of the original function is

$$ABC + A\bar{B}C + ABC + A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}\bar{C}$$

$$A\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} + ABC$$

$$001 \quad 100 \quad 101 \quad 110 \quad 111 \quad 010 \quad 011 \quad 110$$

$$1 \quad 2 \quad 3 \quad 4 \quad 5 \quad 6 \quad 7 \quad 8$$

$$m_1 + m_4 + m_5 + m_6 + m_7$$

$$\therefore F(p, q, r) = \sum m(1, 4, 5, 6, 7)$$

Standard product of sum(SPOS)

A standard POS expression is one in which all the variable in the domain appear in each sum term in the expression.

$$\text{Example of spos is } (A + B + \bar{C} + D), (A + \bar{B} + \bar{C} + D), (\bar{A} + B + \bar{C} + D),$$

$$(C + D + \bar{E}), (B + \bar{D} + \bar{E}), (D + \bar{E} + \bar{F})$$

Step for converting non-standard pos to standard pos.

Step 1 : - Add each non-standard term by a term made up of the multiplication of missing variable and its complement $[A \cdot \bar{A}]$

$$\text{Step 2 : - Use formulae } A + BC = (A + B)(B + C)$$

Step 3 : - Repeat step 1 and step 2 if the equation is not standard.

Conversion of the following boolean expression in standard pos form.

a. $(A + \bar{B} + C) \cdot (\bar{B} + C + \bar{D}) \cdot (A + \bar{B} + \bar{C} + D)$

The domain of this pos expression is A, B, C, D.

Take one term at a time.

The first term is missing variable D or \bar{D} . So, add it by $D \cdot \bar{D}$. We get.

$$A + \bar{B} + C = (A + \bar{B} + C + D \cdot \bar{D})$$

$$= (A + \bar{B} + C + D) (A + \bar{B} + C + \bar{D})$$

The second term is missing variable A or \bar{A} . So add it by $A \cdot \bar{A}$. We get.

$$\bar{B} + C + \bar{D} = (\bar{B} + C + \bar{D} + A \cdot \bar{A})$$

$$= (A + \bar{B} + C + \bar{D}) (\bar{A} + \bar{B} + C + \bar{D})$$

The third term is in standard form. So, no need of change.

$$A + \bar{B} + \bar{C} + D$$

The complete standard form of the original expression is

$$(A + \bar{B} + C + D) (A + \bar{B} + C + \bar{D}) (A + \bar{B} + \bar{C} + D) (\bar{A} + \bar{B} + C + D) (A + \bar{B} + \bar{C} + \bar{D})$$

$$(A + \bar{B} + C + D) (\bar{A} + \bar{B} + C + \bar{D}) (A + \bar{B} + \bar{C} + D) (\bar{A} + \bar{B} + \bar{C} + \bar{D})$$

b. $(\bar{A} + \bar{B} + C + \bar{D}) \cdot (\bar{B} + D) \cdot (\bar{A} + B + \bar{D})$

The domain of this pos expression is A, B, C, D.

Take one term at a time.

The first term is in standard form so, no need of change.

$$(\bar{A} + \bar{B} + C + \bar{D})$$

The second term is missing variable A or \bar{A} and B or \bar{B} . So add it $A \cdot \bar{A}$ and $B \cdot \bar{B}$.

$$(\bar{B} + D) = \bar{B} + D + A \cdot \bar{A}$$

$$= (A + \bar{B} + D) (\bar{A} + \bar{B} + D)$$

$$= (A + \bar{B} + D + C \cdot \bar{C}) (\bar{A} + \bar{B} + D + C \cdot \bar{C})$$

$$= (A + \bar{B} + C + D) (\bar{A} + \bar{B} + \bar{C} + D) (\bar{A} + \bar{B} + C + D) (\bar{A} + \bar{B} + \bar{C} + D)$$

The third term is missing variable C or \bar{C} . So, add it $C \cdot \bar{C}$.

$$\bar{A} + B + \bar{D} = \bar{A} + B + \bar{D} + C \cdot \bar{C}$$

$$= (\bar{A} + B + C + \bar{D}) \cdot (\bar{A} + B + \bar{C} + \bar{D})$$

The complete standard form of the original expression is

$$(\bar{A} + \bar{B} + C + \bar{D}) (\bar{A} + \bar{B} + C + D) (A + \bar{B} + \bar{C} + D) (\bar{A} + \bar{B} + \bar{C} + \bar{D}), (\bar{A} + \bar{B} + \bar{C} + D) (\bar{A} + B + C + D),$$

$$(\bar{A} + B + C + D)$$

Express the boolean function $F = xy + \bar{x}z$ in a product of maxterms.

$$F = xy + \bar{x}z$$

The function $F = xy + \bar{x}z$ is not in POS form.

So, converting the function into OR term using distributive law.

$$F = xy + \bar{x}z$$

$$= (\bar{x}y + \bar{x}) (xy + z)$$

$$= (\bar{x} + \bar{y}) (y + \bar{z}) (x + z) (y + z)$$

$$\therefore F = (\bar{x} + y) (x + z) (y + z) \quad [\because x + \bar{x} = 1]$$

The function is not in standard POS form.

The domain of a function is $\{0, 1\}^3$.

The first term is missing z or \bar{z} . So, Add it by $z \cdot \bar{z}$. we get

$$\bar{x} + y = (\bar{x} + y + z \cdot \bar{z})$$

$$= (\bar{x} + y + z) (\bar{x} + y + \bar{z})$$

The second term is missing $y + \bar{z}$. So, Add it by $y - y$. we get

$$x + z = (x + y + z) (x + y + \bar{z})$$

$$= (x + y + z) (\bar{x} + y + \bar{z})$$

The third term is missing x or \bar{x} . So, Add it by $x \cdot \bar{x}$. we get

$$y + z = (y + z + x \cdot \bar{x})$$

$$= (y + z + x) (\bar{y} + z + \bar{x})$$

The complete standard POS form of the original function is

$$(\bar{x} + y + z) (\bar{x} + y + \bar{z}) (x + y + z) (x + y + \bar{z}) (\bar{x} + y + z) (\bar{x} + y + \bar{z})$$

$$(x + y + z) (x + \bar{y} + z) (\bar{x} + y + z) (\bar{x} + y + \bar{z})$$

$$0 \ 0 \ 0 \quad 0 \ 1 \ 0 \quad 1 \ 0 \ 0 \quad 1 \ 0 \ 1$$

$$0 \quad . \quad 2 \quad . \quad 4 \quad . \quad 5$$

$$(M_0, M_1, M_4, M_5)$$

$$\therefore F(x, y, z) = \prod m(0, 1, 4, 5)$$

Conversion between Canonical Form

Example:-

$$F(A, B, C) = \Sigma m(1, 4, 5, 6, 7)$$

Since we know that total possible outputs are $2^3 = 8$.

Again we know that POS is complement of SOP.

$$F(A, B, C) = \Sigma m(1, 4, 5, 6, 7)$$

$$\overline{F}(A, B, C) = \Sigma (0, 2, 3) \Rightarrow M_0 + M_1 + M_3$$

If we take the complement of F by DeMorgan's theorem. We obtain FA

$$F = \overline{M_0 + M_1 + M_3}$$

$$= \overline{M_0} \cdot \overline{M_1} \cdot \overline{M_3} \Rightarrow M_0 \cdot M_1 \cdot M_3$$

$$= \prod m(0, 2, 3)$$

Converting Standard SOP to Standard POS

$$A\bar{B}\bar{C} + A\bar{B}\bar{C} + \bar{A}BC + A\bar{B}C + ABC$$

The evaluations are as follows:-

$$\bar{A}\bar{B}\bar{C} = 000, A\bar{B}\bar{C} = 010, \bar{A}BC = 011, A\bar{B}C = 100, ABC = 111$$

Since there are 3 variables in the given SOP expression. There are a total of 8 (2^3) positive combination.

The SOP expression contains 5 of these combination. So, the POS must contain other three. They are

$$001, 100, 110$$

The equivalent POS expression is

$$(A+B+\bar{C}) \cdot (\bar{A}+B+C) \cdot (\bar{A}+\bar{B}+C)$$

Converting Standard POS to Standard SOP

$$(A+B+\bar{C}) \cdot (\bar{A}+B+C) \cdot (\bar{A}+\bar{B}+C) \cdot (\bar{A}+\bar{B}+\bar{C})$$

The evaluations are as follows:-

$$A+B+\bar{C} = 001, A+\bar{B}+C = 010, \bar{A}+\bar{B}+\bar{C} = 011, \bar{A}+\bar{B}+C = 101$$

Since there are 3 variables in the given POS expression. There are a total of 8 (2^3) positive combination.

The POS expression contains 4 of these combination. So the SOP must contain other four. They are

000, 100, 110, 111

The equivalent SOP expression is

$$\bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + AB\bar{C} + ABC$$

(Converting standard SOP to standard POS)

$$\bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + AB\bar{C} + ABC$$

101000, 100, 1110, 111

0 4 6 → equivalent of binary

1 2 3 5 → Remaining numbers

001 010 1011 101 → Converting to binary

$$(A+B+C) \cdot (A+\bar{B}+C) \cdot (A+B+\bar{C}) \cdot (\bar{A}+B+\bar{C})$$

SOP to POS conversion steps

Step 1 :- Evaluate all each product term in the standard SOP expression that can be represented as the binary form.

Step 2 :- Determine all of the remaining binary numbers not included in Step 1.

Step 3 :- Write the equivalent sum term of each binary number from step 2.

Step 4 :- Compile equation from step 3 into POS form.

Similarly we can get POS to SOP too.

Truth Table format of SSOP expression

$$\bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + AB\bar{C}$$

Inputs			Output (Y)	Product Term
A	B	C		
0	0	0	0	
0	0	1	1	$\bar{A}\bar{B}C$
0	1	0	0	
0	1	1	0	
1	0	0	0	
1	0	1	1	$A\bar{B}C$
1	1	0	1	ABC
1	1	1	0	

$$\bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + AB\bar{C}$$

0 0 1 1 0 1 1 0

Except they all are zero.

Otherwise All 1 in the

output of above numbers.

Truth table format of SOP expression

$$(\bar{A}\bar{B}C + A\bar{B}\bar{C} + AB\bar{C})$$

$$(A+B+C) \cdot (A+\bar{B}+\bar{C}) \cdot (A+\bar{B}+\bar{C}) \cdot (\bar{A}+\bar{B}+\bar{C})$$

Inputs			Outputs	Sum term	
A	B	C	D	$A+B+C$	$B=00, 010, 011, 101, 100$
0	0	0	0	$A+B+C$	
0	0	1	0	\bar{A}	Now fill '0' as
0	1	0	0	$\bar{A}+\bar{B}+C$	output of function
0	1	1	0	$\bar{A}+\bar{B}+\bar{C}$	
1	0	0	0	$\bar{A}+\bar{B}+\bar{C}$	
1	0	1	0	$\bar{A}+\bar{B}+C$	
1	1	0	0	$\bar{A}+B+C$	
1	1	1	0	$A+B+C$	

Determining Standard SOP / POS expression from truth table.

Input			Output
x	y	z	
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

for SSOP expression

There are 4 outputs in output column and their corresponding value are 000, 010, 011 and 110

$$000 = \bar{x}, \bar{y}, \bar{z}$$

$$010 = \bar{x}y\bar{z}$$

$$011 = \bar{x}yz$$

$$110 = xy\bar{z}$$

$$\bar{x}\bar{y}\bar{z} + \bar{x}y\bar{z} + \bar{x}yz + xy\bar{z}$$

∴ Hence, the resulting expression for the output y is

$$\bar{x}y_2 + \bar{x}\bar{y}_1\bar{y}_2 + \bar{x}y_2 + \bar{y}_1\bar{y}_2$$

For SPOS (expression)

There are 4 output '0's in output column and their corresponding value are
 $001, 100, 101$ and 111 .

$$001 = \bar{x}y_1\bar{y}_2$$

$$100 = \bar{x}\bar{y}_1\bar{y}_2$$

$$101 = \bar{x}\bar{y}_1y_2$$

$$111 = \bar{x}\bar{y}_1y_2$$

$$(\bar{x}y_1\bar{y}_2) \cdot (\bar{x}\bar{y}_1\bar{y}_2) \cdot (\bar{x}\bar{y}_1y_2) \cdot (\bar{x}\bar{y}_1y_2)$$

∴ Hence, the resulting expression for the output y is

$$(x+y+\bar{z}) \cdot (\bar{x}+y+\bar{z}) \cdot (\bar{x}+y+z) \cdot (\bar{x}+\bar{y}+\bar{z})$$

5. The Karnaugh Map (K-Map)

The K-map provides the systematic method for simplifying boolean expression and thus provides the simplest SOP or POS expression.

It is similar to the truth table because it represent all of the positive values of input variables and resulting outputs for each value. It is organized in an array of cells in which each cell represents binary value of the input variables.

K-Map can be used for expressions with number of variables which is greater than 1.

Number of cells in the map is given by $2^{\text{no. of variables}}$.

For the K-Map the expression should be in standard form i.e.

SOP \rightarrow SSOP \rightarrow K-Map

POS \rightarrow SPOS \rightarrow K-Map

K-Map is organized in an array of cells in which each cell represents the binary value of the input variable.

Two variable K-Map

Variable A, B

	00	$A\bar{B}$	11	$A\bar{B}$			
\bar{A} 0	m_0	m_1					
A 1	10	$A\bar{B}$	11	$A\bar{B}$			
	m_2	m_3					

Three variable K-Map

Variable A, B, C

	000	$\bar{A}\bar{B}\bar{C}$	001	$\bar{A}\bar{B}C$	011	$\bar{A}BC$	010	$A\bar{B}\bar{C}$	
\bar{A} 0	m_0	m_1	m_3	m_2					
A 1	100	$A\bar{B}\bar{C}$	101	$A\bar{B}C$	111	ABC	110	$A\bar{B}C$	
	m_4	m_5	m_7	m_6					

$A\bar{B}$	C	\bar{C}	D	\bar{D}	E	\bar{E}	F	\bar{F}	G	\bar{G}	H	\bar{H}	I	\bar{I}	J	\bar{J}	K	\bar{K}	L	\bar{L}	
$\bar{A}\bar{B}00$	000	$A\bar{B}\bar{C}$	001	$A\bar{B}C$																	
$\bar{A}B01$	010	$A\bar{B}\bar{C}$	011	$A\bar{B}C$																	
$AB11$	110	$A\bar{B}\bar{C}$	111	$A\bar{B}C$																	
$A\bar{B}10$	100	$A\bar{B}\bar{C}$	101	$A\bar{B}C$																	
		m_0		m_1			m_2			m_3			m_4		m_5		m_6		m_7		

Four variable K-map


Variable A, B, C, D

$A\bar{B}$	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0000 $A\bar{B}\bar{C}\bar{D}$	0001 $A\bar{B}\bar{C}D$	0011 $A\bar{B}CD$	0010 $A\bar{B}C\bar{D}$
0 0	m_0	m_1	m_2	m_3
$\bar{A}B$	0100 $A\bar{B}C\bar{D}$	0101 $A\bar{B}C\bar{D}$	0111 $A\bar{B}CD$	0110 $A\bar{B}C\bar{D}$
0 1	m_4	m_5	m_7	m_6
A B	1100 $ABC\bar{D}$	1101 $ABC\bar{D}$	1111 $ABC\bar{D}$	1110 $ABC\bar{D}$
1 1	m_{12}	m_{13}	m_{15}	(m_{14})
$A\bar{B}$	1000 $A\bar{B}\bar{C}\bar{D}$	1001 $A\bar{B}\bar{C}D$	1011 $A\bar{B}CD$	1010 $A\bar{B}C\bar{D}$
1 0	m_8	m_9	m_{11}	m_{10}

Map the following SOP expression in K-map

$$\bar{A}\bar{B}C + \bar{A}B\bar{C} + AB\bar{C} + ABC\bar{D} + 3 \text{ minterms}$$

001	010	110	111	011	101	011
-----	-----	-----	-----	-----	-----	-----



$$\bar{A}\bar{B}CD + \bar{A}BC\bar{D} + A\bar{B}\bar{C}D + AB\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + A\bar{B}C\bar{D}$$

0011 0101 1101 1111 00001 1010

AB	CD	00	01	11	10	
00	1	1	1	1	1	$\overline{AB\bar{C}D}$
01	1	1	1	1	1	$\overline{A\bar{B}CD}$
11	1	1	1	1	1	$\overline{AB\bar{C}D}$
10	1	1	1	1	1	$A\bar{B}CD$

$$A + AB + ABC$$

The expression is not in standard form. So, converting it into standard form.
The domain of the sop expression is A, B, C, D

The first term is missing $B\alpha\bar{B}$ and $C\alpha\bar{C}$. So, multiply first term by $(B+\bar{B})$ and $(C+\bar{C})$. The second term is missing $C\alpha\bar{C}$. So, multiply second term by $(C+\bar{C})$. The third contain all the variable. So, do nothing to third term.

$$\begin{aligned}
 & A + AB\bar{l} + AB\bar{l}\bar{c} \\
 & A(B+\bar{B})(\bar{c}+\bar{c}) + A\bar{B}(A\bar{c}) + AB\bar{c} \\
 & (AB+A\bar{B})(l+\bar{c}) + A\bar{B}l + A\bar{B}\bar{c} + ABC \\
 & ABC + A\bar{B}C + AB\bar{c} + A\bar{B}\bar{c} + A\bar{B}l + A\bar{B}\bar{c} + ABC
 \end{aligned}$$

The standard SOP form of original expression is

$$ABC + ABC' + AB'C + A\bar{B}\bar{C}' + A\bar{B}'C + A\bar{B}'\bar{C}' + \bar{A}\bar{B}\bar{C}' + ABC'$$

$$A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} + ABC$$

100 101 110 111 0 1 1 1 1 1 1

K-Map

A	000	011	111	100
B				
C				
1	1	1	1	1

Karnaugh Map Simplification (Grouping 1's)

A group is formed by the outputs giving similar functionality or value.

A group can contain $2^0=1$, $2^1=2$, $2^2=4$, $2^3=8$, $2^4=16$... cells (2^n)

Each cell in a group must be adjacent (wrap-around available).

Always try to make maximum numbers of cells as possible in a group.

Each one must be included in at least one group.

Example

$$\begin{aligned} & AB\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D} + A\bar{B}C\bar{D} + \bar{A}\bar{B}CD + A\bar{B}C\bar{D} + \bar{A}\bar{B}C\bar{D} + AB\bar{C}\bar{D} \\ & A\bar{B}CD \end{aligned}$$

Filling in K-map

		CD		AB		AB		AB		AB	
		00	01	10	11	00	01	10	11	00	01
		00	1	1	1	1	1	1	1	1	1
		01	1	1	1	1	1	1	1	1	1
		10	1	1	1	1	1	1	1	1	1
		11	1	1	1	1	1	1	1	1	1
$\bar{D} + BC$											

$$\therefore f = \bar{D} + BC$$

\therefore Note Both the expression will give same value. Thus $f = \bar{D} + BC$

$$\bar{A}\bar{B}CD + A\bar{B}\bar{C}D + \bar{A}B\bar{C}\bar{D} + A\bar{B}C\bar{D} + \bar{A}BCD + A\bar{B}\bar{C}\bar{D} + A\bar{B}CD + A\bar{B}CD$$

ABCD

Filling in k-map

		CD	00	01	11	10
		AB	00	1	1	
		01	1	1		
		11				
		10	1	1		

$$\bar{A}\bar{C} + \bar{B}CD + \bar{B}\bar{C}$$

$$\therefore F = \bar{A}\bar{C} + \bar{B}CD + \bar{B}\bar{C}$$

$$\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C$$

Filling in k-map

		CD	00	01	11	10
		AB	00	1	1	
		01	1	1		
		11				
		10	1	1		

		CD	00	01	11	10
		AB	00	1		
		01		1		
		11				
		10	1			

$$\bar{B}\bar{C} + BC + \bar{B}\bar{C}$$

$$\bar{A}\bar{C} + BC + \bar{B}\bar{C}$$

$$\bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D + A\bar{B}C\bar{D} + A\bar{B}CD + A\bar{B}C\bar{D} + A\bar{B}CD + ABCD$$

Filling in k-map

		CD	00	01	11	10
		AB	00	1	1	
		01	1	1		
		11				
		10	1	1		

$$\bar{B}\bar{C} + BD$$

		CD	00	01	11	10
		AB	00	1	1	
		01	1	1		
		11				
		10	1	1		

$$\bar{C} + BD$$

$$\therefore F = \bar{C} + BD$$

$$F = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + ABC$$

using Boolean Algebra

$$\bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + ABC + ABC$$

$$\bar{A}\bar{B}\bar{C} + A\bar{B}(\bar{C} + C) + AB(C + C)$$

$$\bar{A}\bar{B}\bar{C} + A\bar{B} + AB$$

$$\bar{A}\bar{B}\bar{C} + A(\bar{B} + B)$$

$$\bar{A}\bar{B}\bar{C} + A [\because \bar{B} + B = 1]$$

$$\therefore F = A + B\bar{C}$$

Using K-Map

$$\bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + ABC + ABC$$

$\bar{A}\bar{B}$	C	0	1
0	1	1	1
1	1	1	1
0	1	1	1
1	1	1	1

$$A + B\bar{C}$$

$$\therefore F = A + B\bar{C}$$

Use k-Map to minimize the following SOP expression.

a. $A\bar{B}C + \bar{A}BC + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C}$

The binary values of the given sop expression are

101, 011, 001, 000, 100

Mapping the standard sop expression in k-Map and Group the cell as shown below:-

$AB \backslash C$	0	1		
00	1	1		
01		1		
10	1	1		
11				

$$\bar{B} + \bar{A}C$$

∴ Hence the minimize expression to $F = \bar{B} + \bar{A}C$

b. $xyz + xy\bar{z} + \bar{x}yz + \bar{x}y\bar{z} + \bar{xy}\bar{z} + xyz$

The binary values of the given sop expression are:-

101, 110, 011, 010, 100, 111

Map the standard sop expression in k-Map and Group the cell as shown below

$y \backslash z$	00	01	11	10
0	1	1	1	1
1	1	1	1	1

$$x + y$$

∴ Hence the minimize expression to $F = x + y$.

c. $\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D}$

The expression is not in standard form. So, converting in standard form

The domain of sop expression are A, B, C, D

The first term contains D or \bar{A} . So, multiply the term by $A + \bar{A}$, we get.

$$\bar{B}\bar{C}\bar{D} = \bar{B}\bar{C}\bar{D}(A + \bar{A})$$

$$= A\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D}$$

∴ The equivalent standard SOP expression of original SOP expression is
 $A\bar{C}\bar{D} + \bar{A}\bar{C}\bar{D} + A\bar{B}\bar{D} + AB\bar{D} + AB\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + AB\bar{C} + \bar{A}\bar{B}C\bar{D} + A\bar{B}C\bar{D}$

The binary values of the given SOP expression are 1 :-
(1000, 0001, 10100, 1100, 0011, 0010, 0110, 1110, 1010, 1011)

Map the standard SOP expression in K-map and group the cell as shown below:-

		CD	00	01	11	10	00	01	11	10
		AB	00	01	11	10	00	01	11	10
		00	1		1	1				
		01	1		1	1				
		11								
		10	1		1	1				

$$\therefore D + \bar{B}C$$

∴ Hence, the minimize expression is $F = \bar{D} + \bar{B}C$

d. $\bar{W}\bar{X}\bar{Y}\bar{Z} + W\bar{X}Y\bar{Z} + W\bar{X}\bar{Y}Z + \bar{W}XY\bar{Z} + W\bar{X}\bar{Y}\bar{Z}$

The expression is not in standard form. So, converting it in standard form.

The domain of SOP expression are W, X, Y, Z .

The fourth term is missing X or \bar{X} . So, multiply it with $X + \bar{X}$. We get

$$WYZ = \bar{W}YZ(X + \bar{X})$$

$$= \bar{W}XY\bar{Z} + \bar{W}\bar{X}Y\bar{Z}$$

∴ The equivalent standard SOP expression of original SOP expression is :-

$$\bar{W}\bar{X}\bar{Y}\bar{Z} + W\bar{X}Y\bar{Z} + W\bar{X}\bar{Y}Z + \bar{W}XY\bar{Z} + \bar{W}X\bar{Y}\bar{Z}$$

The binary values of given SOP expression are :-

$$0000, 1011, 1001, 0011, 0010, 1100, 1110, 1010, 1011$$

Map the standard SOP expression in K-map and group the cells as shown below:-

		Y ₂	00	01	11	10	00	01	11	10
		X ₁	00	01	11	10	00	01	11	10
		00	1		1	1				
		01								
		11								
		10	1	1	1	1				

$$\bar{X}Y\bar{Z} + W\bar{X}Z + \bar{W}Y\bar{Z}$$

∴ Hence the minimize expression is $F = \bar{X}Y\bar{Z} + W\bar{X}Z + \bar{W}Y\bar{Z}$

$$\text{Q. } F = \bar{A}BC + \bar{B}C\bar{D} + \bar{A}B\bar{C}\bar{D} + A\bar{B}\bar{C}$$

The expression is not in standard form. So convert it in standard form.
The domain of SOP expression are A, B, C, D

The first term is missing D or \bar{D} , Second term is missing A or \bar{A} and forth term is missing D or \bar{D} . So multiply the first, second and forth term by $D+\bar{D}$, $A+\bar{A}$ and $D+\bar{D}$ respectively.

$$\bar{A}BC + \bar{B}C\bar{D} + \bar{A}B\bar{C}\bar{D} + A\bar{B}\bar{C}$$

$$(D+\bar{D}) \quad (A+\bar{A}) \quad (D+\bar{D})$$

$$\bar{A}BC(D+\bar{D}) + \bar{B}C\bar{D}(A+\bar{A}) + \bar{A}B\bar{C}\bar{D} + A\bar{B}\bar{C}(D+\bar{D})$$

$$\bar{A}\bar{B}CD + \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D} + \bar{A}\bar{B}C\bar{D} + A\bar{B}\bar{C}\bar{D} + AB\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D}$$

The equivalent standard SOP of the original expression is

$$F = \bar{A}\bar{B}CD + \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D} + \bar{A}\bar{B}C\bar{D} + A\bar{B}\bar{C}\bar{D} + AB\bar{C}\bar{D}$$

The binary value of given SOP expression are :-

0001 0000 1D10 0010 0110 1001 1000

Map the standard SOP expression in K-map and group the cell as shown below.

AB	CD	00	01	11	10
00	1	1	1	1	1
01	1	1	1	1	1
11	1	1	1	1	1
10	1	1	1	1	1

$$\bar{B}\bar{D} + \bar{B}\bar{C} + \bar{A}C\bar{D}$$

∴ Hence the minimize expression is $F = \bar{B}\bar{D} + \bar{B}\bar{C} + \bar{A}C\bar{D}$

$$\text{f. } F(w, x, y, z) = \sum(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$$

Converting the given minterm in binary numbers:

0000 0001 0010 0100 0101 0110 1000 1001 1100 1101 1110

Map the standard SOP expression in K-map and group cell as shown below.

w	x	y	z	00	01	11	10
0	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1

$$\bar{y} + \bar{w}\bar{z} + w\bar{z}$$

$$\therefore \text{Hence, the minimize expression is } F = \bar{y} + \bar{w}\bar{z} + w\bar{z}$$

$$g. F = \Sigma (1, 3, 7, 9, 11)$$

Let declare that the variable are A, B, C, D.

The binary value of given minterms are

$$0001 \quad 0011 \quad 0111 \quad 1001 \quad 1101$$

map the expression in K-map and group cell as shown below:-

$$\begin{array}{c} AB \\ \diagdown CD \end{array}$$

	00	11	<input checked="" type="checkbox"/>	
01		<input checked="" type="checkbox"/>		
11				
10	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	11	01

$$\bar{B}D + \bar{A}CD$$

∴ Hence, the minimize expression of $f = (\bar{B}D + \bar{A}CD)$

$$h. y = m_1 + m_3 + m_7 + m_9 + m_{11} + m_{13} + m_{15}$$

Let declare that the variable are A, B, C, D.

The binary value of given minterm are

$$0001 \quad 0011 \quad 0101 \quad 0111 \quad 1000 \quad 1001 \quad 1100 \quad 1101$$

Map the expression in K-map and group the cell as shown below:-

$$\begin{array}{c} AB \\ \diagdown CD \end{array}$$

	00	01	11	10
11	00	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
01		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
11	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>		
10	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>		

$$AC + \bar{A}D$$

∴ Hence, the minimize expression for $y = AC + \bar{A}D$

"Don't Care" Conditions

Don't care conditions are situations which are not allowed to occur with input variable combinations.

It is denoted by 'x' sign.

Since it has no fixed value so can be used as '1' both while grouping with '1' and '0' while grouping with '0' and anything whatever we are grouping. It sometimes denoted by d_m or d_M or Σd or Πd etc.

Example:-

$$\Sigma(7, 8, 9), d(10, 11, 12, 13, 14, 15)$$

Let declare the variable are A, B, C, D.

The binary value of given minterms and don't care are :-

0111, 1000, 1001, 1010, 1011, 1100, 1101, 1110, 1111

Map the expression in K-map and group the cell as shown below

$$AB \quad CD \\ 00 \quad 01 \quad 11 \quad 10$$

00				
01			1	
11	x	x	x	x
10	1	1	x	x

$$A + BCD$$

∴ Hence, the minimize expression is $A + BCD$.

Minimize the given boolean function using K-map.

$f(w, x, y, z) = \Sigma_m(0, 1, 2, 9, 11, 15)$ and $\Sigma_d(8, 10, 14)$ and implement the obtained expression using NAND gate only.

The binary value of the given minterms and don't care term are - {0000, 0001, 0010, 1001, 1011, 1111} {1000, 1010, 1110}


Map the expression in K-map and group the cell as shown below:-

wx	y^2	00	01	11	10
00	1	1		1	
01					
11			1	x	
10	x	1	1	x	

$$\bar{x}y + \bar{y}y = \bar{x}\bar{y} + \bar{y}y + wy$$

∴ Hence, the min term expression is $f = \bar{x}\bar{y} + \bar{y}y + wy$

Implementing the function $f = \bar{x}\bar{y} + \bar{y}y + wy$ using NAND Gate:-



$$\therefore \bar{w}\bar{y} \cdot \bar{x}\bar{y} \cdot \bar{x}\bar{z} = \bar{w}\bar{y} + \bar{x}\bar{y} + \bar{x}\bar{z} = wy + x'y + xz$$

∴ The required logic circuit is

(min term form) $f = \bar{w}\bar{y} + \bar{x}\bar{y} + \bar{x}\bar{z}$

(max term form) $f = \overline{w\bar{y}} \cdot \overline{x\bar{y}} \cdot \overline{x\bar{z}}$

(sum of products form) $f = \overline{w\bar{y}} + \overline{x\bar{y}} + \overline{x\bar{z}}$

Mapping a standard pos expression

$\text{pos} \Rightarrow \text{SPOS} \Rightarrow \text{K-map}$

$$0 = A \& 1 = \bar{A}$$

AB	CD	00	01	11	10	01	11	10	01	11	10
10	00	1			1	0	1	1	1	0	1
01	00		1			1	1	1	1	1	1
10	10				1	1	1	1	1	1	1
10	11				1	1	1	1	1	1	1
11	00				1	1	1	1	1	1	1
11	01				1	1	1	1	1	1	1
11	10				1	1	1	1	1	1	1
11	11				1	1	1	1	1	1	1

$$(A+\bar{B}+\bar{D}) \cdot (B+\bar{C}+D)$$

Use the k-map to minimize the following standard pos expression

- a. $(A+B+C) \cdot (A+\bar{B}+C) \cdot (A+\bar{B}+\bar{C}) \cdot (A+\bar{B}+\bar{C}) \cdot (\bar{A}+\bar{B}+C)$. Also derive equivalent sop expression.

The combination of binary values of the given expression are,

$$(0+0+0), (0+1+0), (0+0+1), (0+1+1), (1+1+0)$$

Map the standard (pos) expression and group the cell as shown below:

AB	CD	00	01	11	10
11	00	0	0	1	1
01	00	0	0	1	1
11	01	0	1	1	1

$$A \cdot (\bar{B}+C)$$

Hence, the minimize pos expression is $A(\bar{B}+C)$.

for equivalent sop expression

$$AC + A\bar{B}$$

The equivalent sop expression is $AC + A\bar{B}$.

- b. $(x+y+z) \cdot (x+\bar{y}+\bar{z}) \cdot (\bar{x}+y+\bar{z}) \cdot (\bar{x}+y+z)$

The combination of binary values of given expression are:-

$$(0+1+0) \cdot (0+1+1) \cdot (1+1+0) \cdot (1+0+0)$$

Map the standard pos expression and group the cell as shown below.

My 2

00

01

11

10

D	0
---	---

0

0

$$(x+2) \cdot (x+9)$$

∴ Hence, the minimize pos expression is $(x+2) \cdot (x+9)$

c. $(B+C+D) \cdot (A+B+C+D) \cdot (\bar{A}+\bar{B}+C+\bar{D}) \cdot (A+\bar{B}+C+D) \cdot (\bar{A}+B+C+D)$

The expression is not in standard form. So, convert it in standard form.

The domain of a function is A, B, C, D.

The first term is missing A or \bar{A} . So, And it by $A \cdot \bar{A}$. we get :

$$B+C+D = B+C+D + A \cdot \bar{A}$$

$$= (\bar{A}+B+C+D) \cdot (\bar{A}+B+C+\bar{D}) \cdot (A+\bar{B}+C+D) \cdot (A+\bar{B}+C+\bar{D})$$

The equivalent standard pos form of the original function is

$$(A+B+C+D) \cdot (A+B+C+\bar{D}) \cdot (A+\bar{B}+C+\bar{D}) \cdot (A+\bar{B}+C+D) \cdot (A+\bar{B}+C+\bar{D})$$

The combination of binary value of the given expression are

$$(0+0+0+0) \cdot (1+0+0+0) \cdot (0+0+1+0) \cdot (0+1+0+0) \cdot (1+1+0+0)$$

Map the standard pos expression and group the cell as shown below:

AB	CD	00	01	11	10
00	0			0	0
01	0	0			
11	0				1
10	0	0			1

$$(C+D) \cdot (\bar{A}+B+C) \cdot (A+\bar{B}+D)$$

∴ Hence, the minimize pos expression is $(C+D) \cdot (\bar{A}+B+C) \cdot (A+\bar{B}+D)$

d. $y = \pi(0, 1, 4, 5, 6, 8, 9)2, 13, 14)$

The binary value of given maxterm are:-

$$(000+0+D), (0+0+0+1), (0+1+0+0), (0+1+0+1), (0+1+1+0), (1+0+0+0), \\ (1+0+0+1), (1+1+0+0), (1+1+0+1), (1+1+1+0)$$

Map the expression in k-map and group the cell as shown below.

~~AB~~ ~~CD~~ 00 01 11 10

00	0	0	
01	0	0	0
11	0	0	0
10	0	0	

c. $(\bar{B}+D)$

∴ Hence, the minimize pos expression is $y = c.(\bar{B}+D)$

Converting between Sop and pos using k-map method -

Simplify the boolean function in sum of product and product of sum.

$$F(A, B, C, D) = \Sigma i(0, 1, 2, 5, 8, 9, 10).$$

The binary values of given maxterm are:-

$$0000, 0001, 0010, 0101, 1000, 1001, 1010.$$

Map the expression in k-map and group the cell as shown below:-

AB	CD	00	01	11	10
00	1	0	0	1	1
01	0	1	0	0	0
11	0	0	1	0	0
10	1	1	0	1	1

$\bar{B}\bar{D} + \bar{B}\bar{C} + A\bar{C}D$

∴ Hence, the minimize sop expression is $F = \bar{B}\bar{D} + \bar{B}\bar{C} + A\bar{C}D$

If the cell marked with zero's are combined, we get the simplified complementary function $\bar{F} = CD + \underline{AB} + B\bar{D}$

using D-Morgan's Theorem:- $\bar{F} = \overline{CD + AB + B\bar{D}}$

$$= \overline{CD} \cdot \overline{AB} \cdot \overline{B\bar{D}}$$

$$= \overline{C+\bar{D}} \cdot \overline{A+\bar{B}} \cdot \overline{B+D}$$

$$= (\bar{A}+\bar{B}) \cdot (\bar{C}+\bar{D}) \cdot (\bar{B}+D)$$

Using a K-map method, Convert the following standard POS expression into minimum POS expression, A standard SOP expression and a minimum SOP expression.

$$F = (\bar{A} + \bar{B} + C + D) \cdot (\bar{A} + \bar{B} + \bar{C} + D) \cdot (\bar{A} + B + C + \bar{D}) \cdot (\bar{A} + B + \bar{C} + \bar{D}) \cdot (\bar{A} + B + C + \bar{D}) \cdot (\bar{A} + B + \bar{C} + D)$$

The binary values of the given expression are
 $(1+1+0+0)$, $(0+1+0+0)$, $(0+0+0+1)$, $(1+0+0+0)$, $(0+0+1+0)$

Map the Standard POS expression in K-map and group the cell as shown below:-

AB		CD		00	01	11	10	11	10	11	10	11	
		00		0	0	0							
		01	0										
		11	0										
		10	0	0									

$$(\bar{A} + C + D) \cdot (\bar{B} + C + \bar{D}) \cdot (\bar{A} + D + \bar{C})$$

∴ Hence, the minimizer pos expression is $F = (\bar{A} + C + D) \cdot (\bar{B} + C + \bar{D}) \cdot (\bar{A} + B + \bar{C})$

Now, 1's are added to the cell that don't contain zero's.

From each cell containing 1 standard product term obtained as indicated:-

AB		CD		00	01	11	10
		00	1	0	0	0	
		01	0	1	1	1	
		1					
		1					
		1					
		1					
		1					

Standard SOP

$$\bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD + AB\bar{C}\bar{D} + ABC\bar{D} + ABC\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D + A\bar{B}C\bar{D}$$

$$A\bar{B}CD + A\bar{B}C\bar{D}$$

For the minimum SOP expression:-

AB		CD	
00	1	01	1
01	1	1	1
11	1	1	1
10	1	0	1
11	1	1	1

$$BD + BC + AC + \bar{B}\bar{C}\bar{D}$$

Hence, the minimize SOP expression is $F = BD + BC + AC + \bar{B}\bar{C}\bar{D}$

Simplify the boolean function $F(w,x,y,z) = \Sigma(1,3,7,11,15)$ and don't care conditions $d(w,x,y,z) = \Sigma(0,2,6)$ to get the minimize SOP and POS expression.

The binary value of minterm and don't care term are :-

{0001, 0011, 0111, 1011, 1111y, 0000, 0010, 0101z}

Map the expression in K-map and group the cell as shown below:-

	$w'x'$	$y'z'$	$w'xz'$	$w'xy'$	wxy'	$wxyz'$	$wxyz$
$w'z'$	00	01	11	10	11	01	00
wz'	00	X	1	X	1	0	0
$w'x$	01	X	1	1	1	1	1
wx	11		1		1	1	1
wz	10		1		0	0	0

$y_2 + \bar{w}\bar{x}$ $(\bar{z}+\bar{w}x)(\bar{z}+\bar{w}y)(\bar{w}+\bar{y})(\bar{w}+y)$

Hence, the minimize expression is $f = y_2 + \bar{w}\bar{x}$.

If cell marked zeros are combined, we obtained the simplified complemented function $\bar{F} = \bar{z} + \bar{w}y$.

Using D-Morgan's Theorem $\bar{F} = \bar{\bar{z}} + w\bar{y}$

$$\begin{aligned} &= \bar{\bar{z}} \cdot \bar{w}\bar{y} \\ &= z \cdot (\bar{w} + \bar{y}) \\ &= z \cdot (\bar{w} + y) \end{aligned}$$

∴ Hence, the minimize POS expression is $F = z(\bar{w} + y)$

6. Arithmetic Circuit

Half-Adder

Full-Adder

Half-Subtractor

Full-Subtractor

Half-Adder

The simplest combinational circuit which performs the arithmetic operation (addition) of two bits is called a half adder.

It has two inputs and two outputs where inputs are two 1-bit numbers and the outputs are sum of A and B and the carry bit.

$$0 + 0 = 0$$


$$0 + 1 = 1$$

$$1 + 0 = 1$$

$$1 + 1 = 10$$

The operations are performed by a logic circuit called a half-adder.

Logical / Graphical Symbol



Truth Table

Inputs		Outputs	
A	B	Sum(S)	Carry(C)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

To draw logical circuit of Half-Adder, product term of each output is determined and it is expressed in SOP form:

K-Map for simplified SOP:-

Sum:-

A	B	Sum
0	0	0
1	0	1


Carry:-

A	B	Carry
0	0	0
1	0	1

$$\text{Sum} = A\bar{B} + \bar{A}B$$

$$\text{Carry} = AB$$

Conventional implementation of Half Adder




$$\bar{A}B + A\bar{B}$$

sum (S)

$$AB \rightarrow \text{carry (cout)}$$

Implementation using basic Gates




$$\bar{A}B + A\bar{B}$$

sum (S)

AB → carry (cout)

Implementing using NAND only



Full-Adder


A full adder is a combinational circuit that forms the sum of 3 input bits. It consists of 3 inputs and two outputs.

Two of the input variables denoted by A and B represent the two significant bits to be added and the third input variable represents the carry from the previous lower significant position.

Two outputs from full adder are sum and carry out for inputting in another full adder or acts as left most bit.

The full-adder accepts two input bits and an input carry and generates a sum output and an output carry.

Graphical Symbol



Truth Table

Inputs			Outputs	
A	B	C	Sum(s)	Carry(out)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{Sum (s)} = \sum (1, 2, 4, 7)$$

$$\text{Carry} = \sum (3, 5, 6, 7)$$

SOP form

$$\text{Sum} = \bar{A}\bar{B}C + A\bar{B}C + A\bar{B}C + ABC$$

$$= \bar{A}\bar{B}C + A\bar{B}C + \bar{A}\bar{B}C + A\bar{B}C$$

$$= c(\bar{A}\bar{B} + AB) + \bar{c}(\bar{A}\bar{B} + A\bar{B})$$

$$= \bar{c}(\bar{A}\bar{B} + AB) + c(A\bar{B} + AB)$$

$$= \bar{c}(A \oplus B) + c(\bar{A} \oplus B)$$

$$\text{Let } A \oplus B = x$$

$$\text{Then, } = \bar{c}x + cx$$

$$= \bar{c}(\bar{x} + x)$$

put the value of x

$$c(\bar{A} \oplus B)$$

$$\therefore \text{Sum} = c(\bar{A} \oplus B)$$


$$\text{Carry} = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$

$$= c(\bar{A}\bar{B} + AB) + AD(\bar{C} + C)$$

$$= c(A \oplus B) + AB \cdot 1 \quad [\because \bar{C} + C = 1]$$

$$\therefore \text{Carry} = c(A \oplus B) + AB$$

Circuit implementation of full Adder



Arrangement of two Half-Adder to form a full-adder




Fig:- i. Full-Adder using Half-Adder

Combinational logic Circuit

Combinational logic circuit is the combination of various kinds of logic gates. At any instant of time, the output is based only on the level of current input terminals and not on the past state inputs.

These ~~state~~ circuits do not need any kind of memory states or clock, So the past inputs ~~haven't~~ ^{haven't} influence on the current states of the circuit.

A combinational circuit can intake ' n ' numbers of outputs and delivers only one output.



∴ Fig:- Block diagram of combinational logic Circuit

Design proc The examples of combinational logic circuit are Half Adder, Full Adder, Half Subtractor, Full Subtractor, Multiplexer, Demultiplexer

Combinational logic Circuit Design procedure

The below steps explains the design procedure of how a combinational logic system is developed :-

- i. Identifying the required number of input and output variables
- ii. Symbolizing all the identified input and output variables.
- iii. Express the relationship between these variables.
- iv. With the relationship, construct truth table.

- v. Derive the Boolean expression for all the outputs.
- vii. Minimize the Boolean expression to reduce the complication.
- viii. Design the logic diagrams with the help of Boolean expressions.

Design a combinational circuit with two input which produce output as logic zero when any one of the input is one.

The inputs are 2 and let it declares A and B variable.

The output is 1 and let it declares Y.

The relationship between variables are shown below with the help of Truth table:


Inputs		Outputs (Y)
A	B	
0	0	1
0	1	0
1	0	0
1	1	0

Simplifying the boolean expression using K-Map.

A	0	1
B	0	1

$$\therefore Y = \bar{A}B$$

Implementing the expression in logic circuit




Parallel Binary Adder

Parallel Binary Adder is a cascade of several full adder to add multiple bit number.

Two or more full adders are connected to form parallel binary adders.

Let $A = 1011$ and $B = 1001$



$$\text{Sum of } A \& B = 10100$$


Half-Subtractor

The simplest combinational circuit that performs subtraction of two bit number is called Half-Subtractor.

It has two binary numbers ('A' and 'B') as inputs and derives the output borrow and difference.

Difference is the difference between two input numbers and while Borrow is the one that carries borrow if any. In both the inputs A is termed as Minuend and B is termed as Subtrahend.

Graphical Symbol



The truth table of Half-subtractor can be derived as below

Truth Table

Inputs		Outputs	
A	B	Difference (D)	Borrow (Bout)
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Using K-map for simplified boolean expression for the difference and borrow.

Difference :-

A	B	0	1
0	0	0	1
1	0	1	0

$$A\bar{B} + \bar{A}B$$

$$\therefore \text{Difference} = A \oplus B$$


Borrow :-

A	B	0	1
0	0	0	1
1	0	1	0


$$\bar{A}B$$

$$\therefore \text{Borrow} = \bar{A}B$$


Implementing the boolean expression in circuit diagram



Implementing using NAND only



Implementing using basic gates only:




Full-Subtractor

The full subtractor is a combinational circuit which performs subtraction of three bits of input numbers.

Two of the inputs variables A and B represents two significant bits to be subtracted and C_Borrow represents the borrow already taken by previous operation. Two outputs from full subtractor are the difference and the Borrow to be taken from next operation.

Graphical Symbol



The truth table of full-subtractor can be shown below

Truth Table

Inputs			Outputs	
A	B	C _{Borrow}	Difference (D)	Borrow (B)
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0

Using the k-Map Simplified boolean expression for the difference and Borrow

Difference :-

AB	C	0	1
00		0	
01		0	
11		0	
10		0	

Borrow :-

AB	C	0	1
00		0	1
01		1	1
11		1	1
10		1	1

$$\bar{A}\bar{B}C + A\bar{B}\bar{C} + AB\bar{C} + A\bar{B}\bar{C}$$

$$= A(\bar{B}C + \bar{B}\bar{C}) + A(B\bar{C} + \bar{B}\bar{C})$$

$$= \bar{A}(B \oplus C) + A(\bar{B} \oplus C)$$

$$\bar{A}C + \bar{A}B + BC$$

$$\therefore \text{Borrow} = \bar{A}C + \bar{A}B + BC$$

$$\text{let } B \oplus C = n$$

$$\text{So output is } \bar{A}n + A\bar{n}$$


$$A \oplus n$$

so putting the value of n we get the final output expression

$$\text{where } n = A \oplus (B \oplus C)$$

$$\text{and } \text{Difference} = A \oplus (B \oplus C)$$

implementing in circuit Diagram



Parity Generator and checkers

Truth

Parity Generator

Even Parity Generator

Truth Table

Inputs		Outputs	
A	B	C	Even parity
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Simplifying the boolean expression using K-map.

AB	C	0	1
00	0	①	
01	0		1
11	0		0
10	0	①	

$$\bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + A\bar{B}\bar{C}$$

$$= \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}C$$

$$= \bar{C}(\bar{A}B + A\bar{B}) + C(A\bar{B} + A\bar{B})$$

~~$$= \bar{C}(A \oplus B) + C(A \oplus B)$$~~

Let $A \oplus B = n$. Then

$$\bar{C}n + C\bar{n}$$

$$C \oplus n$$

Putting the value of n

$$C \oplus (A \oplus B)$$

$$P_{\text{even}} = C \oplus (A \oplus B)$$

implementing in circuit diagram




Fig: - Circuit for even parity generator

odd parity generator

Multiples

A	B	C	odd parity
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Simplifying the boolean expression using K-Map

A	C	00	01	11	10
0	0	1	1	1	0
1	1	0	0	0	1

$$\begin{aligned}
 & \bar{A}\bar{B}\bar{C} + A\bar{B}C + \bar{A}B\bar{C} + ABC \\
 &= \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + \bar{A}B\bar{C} \\
 &= C(\bar{A}\bar{B} + AB) + C(\bar{A}B + A\bar{B}) \\
 &= C(A \oplus B) + C(A \oplus B)
 \end{aligned}$$

Let $A \oplus B = x$. Then


$$\bar{C}x + cx$$

$$C \oplus x$$

Putting the value of x

$$C \oplus (A \oplus B) \therefore P_{odd} = C \oplus (A \oplus B)$$

Implementing the circuit diagrams



Parity checker
Even parity checker

[1 = error, 0 = no error]

TruthTable

x	y	z	p	checker(p)
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

Simplifying the boolean expression using K-Map.

$\bar{x}\bar{y}$	00	01	11	10
00	1		1	
01	1	1		
11		1	1	
10	1	1		

$$\begin{aligned}
 & \bar{x}\bar{y}\bar{z}\bar{p} + \bar{x}\bar{y}z\bar{p} + \bar{x}y\bar{z}\bar{p} + \bar{x}yz\bar{p} + xy\bar{z}\bar{p} + \bar{x}y\bar{z}p + x\bar{y}\bar{z}\bar{p} + x\bar{y}z\bar{p} \\
 & \bar{x}\bar{y}(\bar{z}\bar{p} + z\bar{p}) + \bar{x}y(\bar{z}\bar{p} + z\bar{p}) + xy(\bar{z}\bar{p} + z\bar{p}) + x\bar{y}(\bar{z}\bar{p} + z\bar{p}) \\
 & (\bar{z}\bar{p} + z\bar{p})(\bar{x}\bar{y} + xy) + (\bar{z}\bar{p} + z\bar{p})(x\bar{y} + \bar{x}\bar{y}) \\
 & (z\oplus p)(\bar{x}\oplus y) + (\bar{z}\oplus p)(x\oplus y)
 \end{aligned}$$

Let $z \oplus p = A$ and $x \oplus y = B$, Then

$$A\bar{B} + \bar{A}B$$

$$A \oplus B$$

Putting the value of A and B

$$(z\oplus p) \oplus (x\oplus y)$$

Implementing the boolean expression in circuit diagram




Fig: - Circuit for even parity checker

odd parity checker

Truth Table

Received bits

n	y	z	p	checker p	Σ
0	0	0	0	0	0
0	0	0	1	1	1
0	0	1	0	0	0
0	0	1	1	1	1
0	1	0	0	0	0
0	1	0	1	1	1
0	1	1	0	1	1
0	1	1	1	0	0
1	0	0	0	0	0
1	0	0	1	1	1
1	0	1	0	1	1
1	0	1	1	0	0
1	1	0	0	0	0
1	1	0	1	1	1
1	1	1	0	1	1
1	1	1	1	0	0

Simplifying the boolean expression using K-map

ny	z	00	01	11	10
00	0	1	0		
01	0	0	1		
11	0	0	0	1	
10	0	1	0	1	0

$$\begin{aligned}
 & \bar{n}\bar{y}\bar{z}\bar{p} + \bar{n}\bar{y}zp + \bar{n}yz\bar{p} + \bar{n}yzp + ny\bar{z}\bar{p} + ny\bar{z}p + n\bar{y}\bar{z}p + n\bar{y}z\bar{p} \\
 &= \bar{n}\bar{y}(2\bar{z}\bar{p} + 2zp) + \bar{n}y(\bar{z}p + z\bar{p}) + ny(\bar{z}\bar{p} + zp) + n\bar{y}(\bar{z}p + z\bar{p}) \\
 &\equiv \cancel{\bar{n}y}(\bar{z}\bar{p} + zp)(\bar{y} + y) + (\cancel{z}\bar{p} + zp)(\bar{y} + ny) \\
 &= (\cancel{z}\bar{p})(\bar{y} + y) + (z\cancel{p})(\bar{y} + y)
 \end{aligned}$$

Let $2\bar{z}\bar{p} = A$ and $ny = B$

$$\bar{A}\bar{B} + AB$$

$$\overline{AB} = A\bar{B}$$

Putting the value of A and B

$$\overline{(A\bar{B})\bar{B}}(A\bar{B})$$

Implementing in circuit diagram:-




Fig:- Circuit for odd parity checker

Decoder

A Decoder is a digital circuit that detects the presence of a specific combination of bits (code) on its input and indicates the presence of that port by specified output level.


In other words, A Decoder is a combinational circuit that converts n bit binary input code into 2^n output such that each output line will be activated for only one of the possible combinations of the inputs.

Thus, a Decoder is a digital IC that accepts a digital code consisting of two or more bits as its input and activates only one of its several digital output lines.

2 to 4 Line Decoder

2 to 4 line decoder has two inputs i.e. A and B and four outputs i.e. D_0 to D_3 . Based on these two inputs combination, one of the four output line is activated at a time.

Graphical Symbol



The truth table of 2 to 4 line decoder

Truth Table

Inpus	Outputs	D ₀	D ₁	D ₂	D ₃
0 0	1 0 0 0	0	0	0	0
0 1	0 1 0 0	0	0	0	0
1 0	0 0 1 0	0	0	0	0
1 1	0 0 0 1	0	0	0	0

Logical expressions from the truth table is shown Below:-


$$D_0 = AB$$

$$D_2 = A\bar{B}$$

$$D_1 = \bar{A}B$$

$$D_3 = A\bar{B}$$

Implementing in Circuit Diagram




i.e. Fig:- 2 to 4 line Decoder circuit diagram.

3 to 8 line Decoder

3 to 8 line decoder has three inputs i.e. A, B and C and eight outputs i.e. D₀ to D₇. Based on these three inputs combination, one of the eight output line is activated at a time.

Graphical symbol



TruthTable of 3 to 8 line decoder

TruthTable

INPUT			OUTPUTS							
A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

From the truthtable, the logic expression is derived and shown below

$$D_0 = \bar{A} \bar{B} \bar{C}$$

$$D_1 = \bar{A} \bar{B} C$$

$$D_2 = \bar{A} B \bar{C}$$

$$D_3 = \bar{A} B C$$

$$D_4 = A \bar{B} \bar{C}$$

$$D_5 = A \bar{B} C$$


$$D_6 = A B \bar{C}$$

$$D_7 = A B C$$

QUESTION:- Design a 3 to 8 line decoder using AND OR gate.

Implementing in Circuit Diagram:-

A B C



$\bar{A}\bar{B}C \rightarrow D_0$

$\bar{A}\bar{B}C \rightarrow D_1$

$\bar{A}\bar{B}\bar{C} \rightarrow D_L$

$\bar{A}\bar{B}C \rightarrow D_3$

$\bar{A}\bar{B}\bar{C} \rightarrow D_4$

$\bar{A}\bar{B}C \rightarrow D_5$

$A\bar{B}C \rightarrow D_6$


$A\bar{B}C \rightarrow D_7$

Fig.: 3 to 8 Nine Decoder Circuit Diagram

Design of BCD to Decimal Decoder

The BCD-to-decimal decoder converts each BCD code (8421 code) into one of ten possible decimal digit indications. It is frequently referred as a 4-line-to-10-line decoder or a 1-of-10 decoder.

Graphical Symbol :-




The truth table of BCD to Decimal Decoder

Truth Table

Inputs				Outputs									
A	B	C	D	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9
0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0	0
1	0	0	0	0	0	0	0	0	0	0	0	1	0
1	0	0	1	0	0	0	0	0	0	0	0	0	1

Map for Simplifying BCD to Decimal decoder expression:-



$$D_0 = \bar{A}B\bar{C}\bar{D}$$

$$D_5 = B\bar{C}D$$

$$D_1 = \bar{A}B\bar{C}D$$

$$D_6 = BC\bar{D}$$

$$D_2 = \bar{B}C\bar{D}$$

$$D_7 = BCD$$

$$D_3 = \bar{B}CD$$

$$D_8 = A\bar{D}$$

$$D_4 = B\bar{C}\bar{D}$$

$$D_9 = AD$$

implementing the expression in circuit Diagram:-





Fig:- Implementation of BCD to decimal Decoder circuit Diagram

Decoder with full Adder

Implement a full adder circuit with a decoder and two OR Gates
A full adder is a combinational circuit that forms the sum of 3 input bits. It accepts two input bits and an input carry and generates a sum output and an output carry.

(Graphical symbol) :-



The truth table of full adder is

Truth Table

Inputs			Outputs	
A	B	cin	sum (s)	carry (cout)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


From the truth table given above, we can obtain the function for the combinational circuit in the form of sum of minterms as

$$\text{Sum (s)} = \Sigma m(1, 2, 4, 7) \text{ and } \text{Carry (cout)} = \Sigma m(3, 5, 6, 7)$$

Since, there are 3 inputs i.e. A, B and cin and 8 total outputs minterms i.e. 0 to 7. So, we need 3 to 8 line decoder.

3 to 8 line decoder generates all possible minterms for A, B and cin.

(Graphical Symbol) :-



The OR gated outputs sum forms the sum of minterms (1, 2, 4, +) and the OR Gates output carry forms the sum of minterms (3, 5, 6, 2).

Implementing the circuit Diagram



Fig.-Implementation of Full Adder with a Decoder

Enabler

An enabler is an input line to decide that the corresponding circuit will work or not.

The corresponding circuits will work only if the enabler is high/positive 1/true.


It is similar to adding each output with the value that of enabler.

Higher Order Decoder Using lower Order Decoder

4x16 Decoder Using 3×8 Decoder


The 4-to-16 line decoder has four inputs i.e. A, B, C and D and ~~has~~ sixteen outputs i.e. D to D₁₅. Based on these four input combinations, one of the sixteen output lines is activated at a time.

Graphical Symbol:



The 3 to 8 line decoder has three inputs i.e. A, B and C and eight outputs i.e. D₀ to D₇. Based on the three inputs combination, one of the eight output line is activated at a time.

(Graphical symbol): -



The truth table of 4 to 16 line decoder:-

TruthTable

	A	B	C	D	Outputs
0	0	0	0	0	D ₀
0	0	0	1	1	D ₁
0	0	1	0	2	D ₂
0	0	1	1	3	D ₃
0	1	0	0	4	D ₄
0	1	0	1	5	D ₅
0	1	1	0	6	D ₆
0	1	1	1	7	D ₇
1	0	0	0	8	D ₈
1	0	0	1	9	D ₉
1	0	1	0	10	D ₁₀
1	0	1	1	11	D ₁₁
1	1	0	0	12	D ₁₂
1	1	0	1	13	D ₁₃
1	1	1	0	14	D ₁₄
1	1	1	1	15	D ₁₅

* We can find number of Decoders we need by

4x16 using 3x8

$$\frac{16}{8} = 2 < 8$$

- 2

4x16 using 2x4

$$\frac{16}{4} = 4 \text{ again } \frac{4}{4} = 1$$

- 1 = 3

Using B, C, D as an input and EA as an enable. Then, implementing in circuit Diagram.




Fig :- Implementation of 4x16 Decoder using 3x8 Decoder circuit diagram

3x8 Decoder Using 2x4 Decoder


The 3 to 8 line decoder has three inputs i.e. A, B and C and eight outputs i.e. D₀ to D₇.

Graphical symbol:-



The 2 to 4 line decoder has two inputs i.e. A and B and four outputs i.e. D₀ to D₃. Based on this two inputs combination one of the four output line is activated at a time.

Graphical symbol:-



Truthtable of 3 to 8 line Decoder:-

Inputs			Outputs							
A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Using B and C as inputs and A as an enabler.
implementing in circuit diagram





Fig: Implementation of 3x8 Decoder using 2x4 Decoder
Circuit Diagram

4x16 Decoder using 2x4 Decoder


The 4 to 16 line decoder has four inputs i.e. A, B, C and D and 16 outputs i.e. D₀ to D₁₅. Based on these four inputs combination, one eight output line is activated at a time.

Graphical Symbols -



The 2 to 4 line decoder has ~~two~~^{two} inputs i.e. A and B and four outputs i.e. D₀ to D₃. Based on this two inputs combination, one of the four outputs line is activated at a time.

Graphical Symbol:-



The truth table of '4 to 16 line Decoder':

Inputs	Outputs
0 0 0 0	D ₀
0 0 0 1	D ₁
0 0 1 0	D ₂
0 0 1 1	D ₃
0 1 0 0	D ₄
0 1 0 1	D ₅
0 1 1 0	D ₆
0 1 1 1	D ₇
1 0 0 0	D ₈
1 0 0 1	D ₉
1 0 1 0	D ₁₀
1 0 1 1	D ₁₁
1 1 0 0	D ₁₂
1 1 0 1	D ₁₃
1 1 1 0	D ₁₄
1 1 1 1	D ₁₅

To use 2x4 Decoder in the form of 4x16 Decoder, ~~the total~~ five 2x4 decoder is required where 4 decoder have C and D as inputs and A,B as a enabler. The one decoder has A and B inputs and its output is used as a enabler to other 4 decoder.

Implementation in Circuit Diagram




Fig:- Implementation of 4x16 Decoder Using 2x4 Decoder Circuit Diagram

Encoder

An encoder is a combinational logic circuit that produces a reverse operation from that of a decoder.

An encoder has 2^P input lines and n output lines.

The output lines generates the binary code for the 2^n input variables.

Thus, The encoder is a combinational logic circuit that converts an active input signal into a coded output signal. Hence, the opposite of Decoding process is called Encoding.

An encoder has a number of input lines where only one of the activated lines at the output, it'd display the value corresponding to an activated input.

4 to 2 Encoder

4 to 2 Encoder has four input i.e. I_0, I_1, I_2 and I_3 and two output i.e. A and B. Based on these input signals, an activated signal is converted into a coded output signal.

Graphical symbols

I_0

I_1

I_2

I_3

$I_{4,5}$

Encoder

I^1

B

The truth table of 4x2 Encoder

Truth Table


INPUTS	Outputs				
I_0	I_1	I_2	I_3	A	B
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

For the boolean expression

$$A = \bar{I}_0 \bar{I}_1 I_2 \bar{I}_3 + \bar{I}_0 \bar{I}_2 \bar{I}_3 I_3$$

$$B = \bar{I}_0 I_1 \bar{I}_2 \bar{I}_3 + \bar{I}_0 \bar{I}_2 \bar{I}_3 I_3$$

Implementing in circuit Diagram




∴ Fig:- Implementation of 4x2 Encoder

Priority Encoder

Priority Encoder and normal encoder works with same principle but priority encoder first check high priority line is active or not. The priority encoder offers additional function means that the encoder will produce a output corresponding to the highest - order input that is active and will ignore any other lower - order active inputs.

(Graphical Symbol)



The truth table of 4x2 priority encoder

TruthTable

INPUTS				OUTPUTS	
I ₀	I ₁	I ₂	I ₃	Y ₀	Y ₁
0	0	0	0	X	Y
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1

Let consider don't care as 0 and 1 and mapping in K-map to get simplified boolean expression

For Y₀ K-map:

I ₃	I ₂	I ₁	I ₀	Y ₀
0	0	0	0	X
0	0	0	1	0
0	1	1	1	1
1	1	1	1	1
1	1	1	0	1
1	0	1	1	1

$$Y_0 = I_2 + I_3$$

for Y₁ K-map

I ₃	I ₂	I ₁	I ₀	Y ₁
0	0	0	0	X
0	0	0	1	1
0	1	0	0	0
1	1	1	1	1
1	1	1	0	1
1	0	1	1	1

$$Y_1 = I_3 + \bar{I}_2 I_1$$

Implementing in circuit Diagram





Fig :- Implementation of 4x1 Priority Encoder

Decimal-to-BCD Encoding

Decimal - to - BCD Encoder is one which have ten inputs corresponding to Decimal 0 to 9 and four outputs representing the binary coded value of those given inputs.

Graphical Symbol:



The truth table of Decimal to BCD Encoder is shown Below

Truth Table

Decimal Inputs	BCD Outputs			
	A	B	C	D
0 1 2 3 4 5 6 7 8 9	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0
1 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0
0 0 0 1 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0
0 0 0 0 1 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 1 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 1 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 1 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 1 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 1	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0

In the truth table, it is seen that the output 'A' is high whenever the input 8 or 9 is high. Therefore $A = 8 + 9$.

Similarly, when the input is high on 4, 5, 6 or 7, the output 'B' is high. Therefore $B = 4 + 5 + 6 + 7$

The output 'C' is high whenever the input 2, 3, 6 or 7 is high.

Therefore, $C = 2 + 3 + 6 + 7$

The output 'D' is high whenever the input 1, 3, 5, 7 or 9 is high.

Therefore $D = 1 + 3 + 5 + 7 + 9$.

Now, the above expression can be implemented in circuit diagram by using four OR Gates.

Implementing in a circuit Diagram





Fig: Implementation of Decimal to BCD Encoder circuit Diagram

Octal-to-Binary Encoder

Octal-to-Binary Encoder is one which have eight inputs corresponding to octal 0 to 7 and three outputs representing the binary coded value of those given inputs.

(Graphical Symbol:-)



The truthtable of Octal-to-Binary Encoder is shown Below:-

TruthTable

Octal Inputs								Outputs		
O0	O1	O2	O3	O4	O5	O6	O7	B2	B1	B0
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	0	1	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1
0	0	0	0	0	0	0	0	1	1	1

In the above truthtable we can observe that the output of ' B_2 ' is high whenever the input O_4, O_5, O_6 or O_7 is high. Therefore $B_2 = O_4 + O_5 + O_6 + O_7$

The output of ' B_1 ' is high whenever the input of O_2, O_3, O_6 or O_7 is high.


Therefore $B_1 = O_2 + O_3 + O_6 + O_7$

The output of ' B_0 ' is high whenever the input of O_1, O_3, O_5 or O_7 is high. Therefore $B_0 = O_1 + O_3 + O_5 + O_7$

By using the above expression, the octal-to-binary encoder can be implemented by using four input 3 OR gate.

Implementing in Circuit Diagram

0₀, 0₁, 0₂, 0₃, 0₄, 0₅, 0₆, 0₇




∴ Fig:- Implementation of Octal-to-Binary Encoder Circuit Diagram.

Hexa-Decimal-to-Binary Encoder

Hexa-Decimal-to-Binary Encoder is one which have eight inputs corresponding to Hexa-decimal 0 to 9 and A to F and four outputs representing the binary coded value of those given inputs.

Graphical Symbols:-



The truth table for Hexa-Decimal to Binary Encoder is shown below:

Hexa-Decimal Inputs	Binary Output B ₃ , B ₂ , B ₁ , B ₀
0	0 0 0 0
1	0 0 0 1
2	0 0 1 0
3	0 0 1 1
4	0 1 0 0


6	0	1	1	0	(0110)
7	0	1	1	1	(1011)
8	1	0	0	0	(1100)
9	1	0	0	1	(1101)
A	1	0	1	0	(1110)
B	1	0	1	1	(1111)
C	0	1	0	0	(0100)
D	0	1	0	1	(0101)
E	1	1	1	0	(1110)
F	1	1	1	1	(1111)

In the truthtable, It can observe that the output of ' B_3 ' is high whenever the input are 8, 9, A, B, C, D, E, or F. Therefore, $B_3 = 8+9+A+B+C+D+E+F$
 The output of ' B_2 ' is high whenever the input are 4, 5, 6, 7, C, D, E or F
 Therefore $B_2 = 4+5+6+7+C+D+E+F$

The output of ' B_1 ' is high whenever the input are 2, 3, 6, 7, A, B, E and F.
 Therefore $B_1 = 2+3+6+7+A+B+E+F$
 The output of ' B_0 ' is high whenever the inputs are 1, 3, 5, 7, 9, B, D or F. Therefore $B_0 = 1+3+5+7+9+B+D+F$

By using the above expression, the decimal to binary encoder can be implemented by using eight input 4 OR Gate.

Implementing in circuit Diagram



Multiplexers (Mux)

A multiplexer (Mux) is a combinational logic circuit that selects one digit of information from several sources and transmits the selected information into a single output line.

It is simply a data selector since it selects one of many inputs and transmits the information to the output lines.

The multiplexer has several data input lines and a single output line.

The selection of particular input line is controlled by set of selection lines.

Normally, there are 2^n input lines and n selection lines and one output line. The selection lines determine which input is selected.

7 of 4 Multiplexer

7 of 4 Mux is one of the combinational logic circuit which have four input line i.e. I_0, I_1, I_2 and I_3 and only one output i.e.

y and two selection line i.e. S_0 and S_1 .

Graphical Symbol:-



The truth table for a 7 of 4 Mux (as shown below) is as follows:

Inputs		Truth Table	
S_0	S_1	Output	y
0	0	I_0	
0	1	I_1	
1	0	I_2	
1	1	I_3	

From the above truth table, the following logic expression is derived

$$I_0 = \bar{S}_0 \bar{S}_1$$








$$I_1 = \bar{S}_0 S_1$$

$$I_2 = S_0 \bar{S}_1$$

$$I_3 = S_0 S_1$$

$$y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

implementing in circuit Diagram

S₁ S₀

$$\bar{I}_0 = S_0 \bar{I}_0 + \bar{S}_1 \bar{I}_0 + S_1 \bar{S}_0 \bar{I}_0 + S_1 S_0 I_0$$



Implementation of Boolean Function Using Multiplexers

Boolean Function Implementation Using Multiplexers

Implement the given boolean function using 4x1 Multiplexers.

$$F(A, B, C) = \sum (1, 3, 5, 6)$$

Three's a three variable function and therefore we need a multiplexers with two selection lines and four input which is to apply variables B and C to the selection lines and A as input variable. The input variable are chosen to be A or \bar{A} or B or C .

Thus, function table and Truth table are shown below:-

Function Table

Inputs	Output (F)	
B	C	
0	0	I ₀
0	1	I ₁
1	1	I ₂
1	0	I ₃

Truth Table

Input			Output (F)
A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

From the truth table, we have the following implementation table:-

Implementation Table

I ₀	I ₁	I ₂	I ₃
A	0	①	②
A	4	③	⑥
0	11	A	A

From the implementation table, we have the following implementation

Circuit :- $(A \oplus B) \oplus C = A'BC + AB'C + ABC' + A'BC' = A'BC + AB'C + ABC'$




Fig:- Boolean Function Implementation Circuit.

Implementation of given boolean function using multiplexors and taking C as input.

$$F(A, B, C) = \sum(1, 3, 5, 6)$$

This is a three variable function and therefore we need two multiplexers with two selection lines and four inputs which can apply variable A and B to the selection lines and C as input variable. The input are chosen to be A or \bar{C} or 0 or 1 .

Thus, Function table and Truth Table are shown as given below:-

Function Table

Inputs		Output (F)
A	B	
1	0	I_0
0	1	I_1
1	0	I_2
0	1	I_3

Truth Table

Inputs	Output (F)
0 0 0	0
0 0 1	1
0 1 0	0
0 1 1	1
1 0 0	0
1 0 1	1
1 1 0	1
1 1 1	0


From the truth table, we have the following implementation table:-

Implementation Table

I_0	I_1	I_2	I_3		0	1
\bar{C}	0	2	4	(6)	0	1
C	1	5	5	7	1	1

From the implementation table, we have following implementation circuit:-

MUX implementation



i.e. Boolean function implementation circuit

Implementation of given boolean function using multiplexors :-

$$F(A, B, C, D) = \sum(0, 1, 3, 4, 8, 9, 15)$$

This is a four variable function and therefore we need a multiplexors with three selection lines and eight inputs which is to apply variable A, B and C to the selection lines and D as input variable. They are chosen to be 0 or 1 or 0 or 1.

Thus, function and Truth table are shown as given below:-

Function Table

Input	Output (F)		
A	B	C	
0	0	0	I ₀
0	0	1	I ₁
0	1	0	I ₂
0	1	1	I ₃
1	0	0	I ₄
1	0	1	I ₅
1	1	0	I ₆
1	1	1	I ₇

Truth Table


Input				Output (F)
A	B	C	D	
0	0	0	0	1
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0

From the truth table, we have the following implementation table:-

Implementation table

I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇	0	1
0	①	②	③	④	⑤	⑥	⑦	10	12
D	⑧	⑨	⑩	⑪	⑫	⑬	⑭	11	13
I	D	D	0	1	0	0	1	14	15

From the implementation table, we have following implementation circuit.

MUX Implementation

Mux Tree


(Higher order Mux using Lower Order Mux)

Implement that 4×1 mux using 2×1 MUX

$$4 \times 1 \\ \frac{Y}{I} = 2, \frac{I}{S} = 1 \quad 2+1=3$$

\therefore This mean that 3, 2×1 mux is required to implement 4×1 mux.
 4×1 mux is one of the combinational logic circuit which have eight input lines i.e. I_0, I_1, I_2 , and I_3 and only one output line i.e. y and two selection line i.e. S_0 and S_1 .

Orthographical Symbol:-




Truth Table

Input Output (y)

S_0	S_1	I_0	I_1	I_2	I_3	y
0	0	0	0	0	0	0
0	1	1	0	0	0	1
1	0	0	1	0	0	0
1	1	1	1	1	0	1

To implement 4×1 mux using 2×1 mux, $2+1=3$, 2×1 mux is required.



\therefore Fig:- Implementation of 4×1 mux using 2×1 mux circuit

Implement 8×1 Mux using 2×1 Mux


8×1

$$\frac{8}{2} = 4, \frac{4}{2} = 2, \frac{2}{2} = 1, 4+2+1 = 7$$

∴ This mean that 7, 2×1 mux is required to implement 8×1 mux

8×1 mux is one of the logic circuit which have eight input lines i.e. $I_0, I_1, I_2, I_3, I_4, I_5, I_6$ and I_7 and only one output line i.e. Y and three selection lines i.e. S_0 and S_1 .

Graphical symbol:-



Truth Table

Input			Output (Y)
S_2	S_1	S_0	
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

To implement 8×1 mux using 2×1 mux. $2+2+1 = 7$, 2×1 mux is required where 4, 2×1 mux has S_0 selection line, 2, 2×1 mux has S_1 selection line and 1, 2×1 mux has S_2 selection.





Fig:- Implementation of 8x1 mux using 2x1 Mux Circuit

Implement 8x1 Mux Using 4x1 Mux

8x1 MUX is one of the combinational logic circuit which have eight input lines i.e. I₀, I₁, I₂, I₃, I₄, I₅, I₆ and I₇ and only one output line i.e. Y and three Selection lines i.e. S₂, S₁ and S₀.

Graphical Symbol:-



Function table


Inputs	Output(Y)		
S ₂	S ₁	S ₀	
0	0	0	I ₀
0	0	1	I ₁
0	1	0	I ₂
0	1	1	I ₃
1	0	0	I ₄
1	0	1	I ₅
1	1	0	I ₆
			I ₇

$$\frac{8}{4} = 2, \frac{1}{4} = 0.5$$

Using Enable, we can implement 8×1 MUX using 4×1 MUX

4×1 MUX is also logic circuit which have four input lines i.e. I_0, I_1, I_2, I_3 and only one output line i.e. y and two selection lines i.e. S_1 and S_0 .


Graphical symbol:-



Function Table

Input		Output(y)
S_1	S_0	
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

To implement 8×1 MUX using 4×1 MUX, 2, 4×1 MUX and 1 OR gate is required.




∴ Fig: Implementation of 8×1 MUX using 2×1 MUX circuit

In the above circuit when S_2 is used as an enable input when $S_2 = 0$, the first 4×1 MUX becomes operational and second 4×1 MUX is disabled and return 0 as output. Likewise when $S_2 = 1$, the second 4×1 MUX becomes operational and first 4×1 MUX is disabled and return 0 as output. Whenever 4×1 MUX is operational it will select one of the many input sources as selected depending upon the bit combinations of select lines S_1, S_0 .

1 of 16 Multiplexer

1 of 16 multiplexer is one of the combinational logic circuit which have 16 input lines i.e. I_0 to I_{15} and only one output lines and four selection lines i.e. S_3, S_2, S_1 , and S_0 .

Graphical Symbol:



Function Table

Inputs				Output (Y)
S_3	S_2	S_1	S_0	

0 0 0 0 I_0

0 0 0 1 I_1

0 0 1 0 I_2

0 0 1 1 I_3

0 1 0 0 I_4

0 1 0 1 I_5

0 1 1 0 I_6

0 1 1 1 I_7

1 0 0 0 I_8

1 0 0 1 I_9

1 0 1 0 I_{10}

1 0 1 1 I_{11}

1 1 0 0 I_{12}

1 1 0 1 I_{13}


1 1 1 0 I_{14}

1 1 1 1 I_{15}

from the truth table, the following logical expression is derived

$$\begin{aligned}
 Y = & \bar{S}_3 \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_3 \bar{S}_2 \bar{S}_1 S_0 I_1 + S_3 \bar{S}_2 S_1 \bar{S}_0 I_2 + \bar{S}_3 \bar{S}_2 S_1 S_0 I_3 + \bar{S}_3 S_2 \bar{S}_1 \bar{S}_0 I_4 + \bar{S}_3 S_2 \bar{S}_1 S_0 I_5 \\
 & + \bar{S}_3 S_2 S_1 \bar{S}_0 I_6 + \bar{S}_3 S_2 S_1 S_0 I_7 + S_3 \bar{S}_2 \bar{S}_1 \bar{S}_0 I_8 + S_3 \bar{S}_2 \bar{S}_1 S_0 I_9 + S_3 \bar{S}_2 S_1 \bar{S}_0 I_{10} + S_3 \bar{S}_2 S_1 S_0 I_{11} + \\
 & S_3 S_2 \bar{S}_1 \bar{S}_0 I_{12} + S_3 S_2 \bar{S}_1 S_0 I_{13} + S_3 S_2 S_1 \bar{S}_0 I_{14} + S_3 S_2 S_1 S_0 I_{15}
 \end{aligned}$$

Implementing in circuit Diagram



Write the uses or applications of Multiplexers.


→ The application of mux are as follow:-

- a. Multiplexers are used in data routing application to route the data in sequence and particular direction as well as destination as a single output from several input signals.
- b. Multiplexers are used as logic function generator where logical expression can be generated instead of logic gates.
- c. It can be also used to convert the parallel data in serial data.
- d. In communication systems, a multiplexer is used to increase the efficiency of communication system from different channels in cables and wires in transmission system and communication network.
- e. In telephone networks, Multiplexer can be used to isolate the multiple audio signals and the single audio signal can be reach to the desired recipient.
- f. In computer memory, it has been used to maintain large amount of data as well as reduce the number of copper lines needed to connect the computer memory to other parts of the system.
- g. Multiplexers are used to transmit the data signals from the computer system of a satellite or spacecraft to the ground system by using a GMSK (Global System for Mobile) communication and GPS (Global Positioning System) satellite.
- h. Multiplexers are also used in waveform generators, pulse train generators, register to register data transfer, control sequences, encoders etc.

Implementation of Full Adder Using 4x1 Mux

A full adder is a combinational circuit that forms the sum of 3 inputs bits. It accepts two inputs bits and an input carry and generates a sum output and a carry output.

(Graphical symbol):-



The Truth Table of full Adder

TruthTable

Inputs			Outputs	
A	B	Cin	sum(s)	carry(cout)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

From the truth table given above, we can obtain the function for the combinational circuit in the form of sum of minterms as

$$\text{sum } (A, B, \text{cin}) = \sum m(1, 2, 4, 7) \text{ and carry } (A, B, \text{cin}) = \sum m(3, 5, 6, 7)$$

Implementation of function $\text{sum } (A, B, \text{cin}) = \sum m(1, 2, 4, 7)$ by using 4x1 multiplexer.

There is a three variable function and therefore we need a multiplexer with two selection lines and four input which is to apply variable B and Cin to the selection lines and A as input variable. The variable are chosen to be A or \bar{A} or 0 or 1.

Thus, function and Truth Table are shown below

Function Table

Inputs		Output (F)	
A	B	C _n	Output (F)
0	0	0	I ₀
0	1	1	I ₁
1	0	1	I ₂
1	1	0	I ₃

Truth Table

Inputs	A	B	C _n	Output (F)
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

From the truth table, we have the following implementation table

Implementation Table

	I ₀	I ₁	I ₂	I ₃
A	0	①	②	③
A	④	5	6	⑦
A	Ā	Ā	Ā	A

From the implementation table, we have the following implementation


Circuit

Fig.: Implementation of 4-bit adder sum using MUX

Carry (cout) (A, B, C_n) = $\sum m (3, 5, 6, 7)$ by using 4x1 mux

There is a three variable function and therefore we need a multiplexer with two selection lines and four input which is to apply variable B and C_n to the Selection lines and A as input variable. The input variable are chosen to be A or \bar{A} or 0 or 1.

Thus, Function and Truth Table are shown below:-

Function Table

Inputs		Output (cout)
A	B	
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

Truth Table


Inputs			Output (cout)
A	B	C_n	
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

From the truth Table, we have the following implementation table

Implementation Table

	I_0	I_1	I_2	I_3
\bar{A}	0	1	2	(3)
A	4	(5)	(6)	(7)
	0	\bar{A}	A	1

From the implementation table, we have the following implementation circuit



: Fig:- Implementation of full adder carry using Mux

Demultiplexer (Demux)

Demultiplexing is the process of taking information from one input and transmitting the same over one of several outputs.

Demux is the combinational logic circuit that has only single input line, 2^n output lines and n selection lines.

Depending upon bit combination of selection lines, the input is going to be directed to one of the several output lines.


In other words, A Demux is a logic circuit that receives information on a single input and transmits the same information over one of the output line as per selection lines directions.

Demux does reverse operation that of mux that's why it is called data distributor. In short, A mux selects an input lines. A Demux selects an output line.

1x4 Demultiplexer

1 to 4 Demultiplexer has single input i.e. D, four outputs lines i.e. y_0, y_1, y_2 and y_3 and two select lines i.e. S_1 and S_0 .

Graphical symbol:-



Truth Table

Data Input (D)	Select lines		Outputs			
	S ₁	S ₀	y ₀	y ₁	y ₂	y ₃
D	0	0	D	0	0	0
D	0	1	0	D	0	0
D	1	0	0	0	D	0
D	1	1	0	0	0	D

From the table, it is cleared that the data input is connected to output y_0 when $S_1=0$ and $S_0=0$, and so on.

From the truth table, the expression for outputs can be written as follows:-

$$y_0 = \bar{S}_1 \bar{S}_0 D$$

$$y_1 = \bar{S}_1 S_0 D$$


$$y_2 = S_1 \bar{S}_0 D$$

$$y_3 = S_1 S_0 D$$

Now, using this expression 1x4 demux can be implemented using four 3 input AND gates and two NOT gates.

Implementing 1x4 Demux logic circuit

D S₁ S₀




∴ Fig:- Implementation of 1x4 Demultiplexers circuit

1x8 Demultiplexer

1x8 demultiplexer has single input i.e. D, four eight output lines i.e. y_0 to y_7 and three selection lines i.e. S_2 , S_1 and S_0 .

(Graphical symbol):-



Truth Table

Data Input	Select Lines S_2 S_1 S_0	y_0	y_1	y_2	y_3	y_4	y_5	y_6	y_7
D	0 0 0	D	0	0	0	0	0	0	0
D	0 0 1	0	D	0	0	1	0	0	0
D	0 1 0	0	0	D	0	0	0	0	0
D	0 1 1	0	0	0	D	0	0	0	0
D	1 0 0	0	0	0	0	D	0	0	0
D	1 0 1	0	0	0	0	0	D	0	0
D	1 1 0	0	0	0	0	0	0	D	0
D	1 1 1	0	0	0	0	0	0	0	D

From the truth table above, it can be cleared that the data is connected to output. When $S_2=0$, and $S_1=0$ and $S_0=0$, the output is y_0 . When $S_2=0$, $S_1=0$ and $S_0=1$, the output is y_1 , and so on.

From the truth table, the expression for outputs can written as follows:-

$$y_0 = \bar{S}_2 \bar{S}_1 \bar{S}_0 D$$

$$y_1 = \bar{S}_2 \bar{S}_1 S_0 D$$

$$y_2 = \bar{S}_2 S_1 \bar{S}_0 D$$

$$y_3 = \bar{S}_2 S_1 S_0 D$$


$$y_4 = S_2 \bar{S}_1 \bar{S}_0 D$$

$$y_5 = S_2 \bar{S}_1 S_0 D$$

$$y_6 = S_2 S_1 \bar{S}_0 D$$

$$y_7 = S_2 S_1 S_0 D$$

Now, Using the expression, 1x8 Demux can be implemented using eight, 3 input AND Gates and 3 NOT Gates.




∴ Fig:- Implementation of 1x8 Demultiplexers circuit

1x16 Demultiplexer

1x16 demultiplexer has single input line i.e. D, Sixteen output lines i.e. Y₀ to Y₁₅ and four selection lines i.e. S₃, S₂, S₁ and S₀.

Graphical Symbol:-



TruthTable

Data Input (D)	Select Lines				Outputs
	S ₃	S ₂	S ₁	S ₀	
D	0	0	0	0	y ₀
D	0	0	0	1	y ₁
D	0	0	1	0	y ₂
D	0	0	0	1	y ₃
D	0	1	0	0	y ₄
D	0	1	0	1	y ₅
D	0	1	1	0	y ₆
D	0	1	1	1	y ₇
D	1	0	0	0	y ₈
D	1	0	0	1	y ₉
D	1	0	1	0	y ₁₀
D	1	0	1	1	y ₁₁
D	1	1	0	0	y ₁₂
D	1	1	0	1	y ₁₃
D	1	1	1	0	y ₁₄
D	1	1	1	1	y ₁₅

From the TruthTable, it is cleared that the data input is connected to the output.

The output is y₀ when S₃=0, S₂=0, S₁=0 and S₀=0 and so on.

The expression for the outputs can be derived from truthtable :-

$$y_0 = \bar{S}_3 \bar{S}_2 \bar{S}_1 \bar{S}_0 D$$

$$y_8 = S_3 \bar{S}_2 \bar{S}_1 \bar{S}_0 D$$

$$y_1 = \bar{S}_3 \bar{S}_2 \bar{S}_1 S_0 D$$

$$y_9 = S_3 \bar{S}_2 \bar{S}_1 S_0 D$$

$$y_2 = \bar{S}_3 \bar{S}_2 S_1 \bar{S}_0 D$$

$$y_{10} = S_3 \bar{S}_2 S_1 \bar{S}_0 D$$

$$y_3 = \bar{S}_3 \bar{S}_2 S_1 S_0 D$$

$$y_{11} = S_3 \bar{S}_2 S_1 S_0 D$$

$$y_4 = \bar{S}_3 S_2 \bar{S}_1 \bar{S}_0 D$$

$$y_{12} = S_3 S_2 \bar{S}_1 \bar{S}_0 D$$

$$y_5 = \bar{S}_3 S_2 \bar{S}_1 S_0 D$$

$$y_{13} = S_3 S_2 \bar{S}_1 S_0 D$$


$$y_6 = \bar{S}_3 S_2 S_1 \bar{S}_0 D$$

$$y_{14} = S_3 S_2 S_1 \bar{S}_0 D$$

$$y_7 = \bar{S}_3 S_2 S_1 S_0 D$$

$$y_{15} = S_3 S_2 S_1 S_0 D$$

Now, Using the following expression 1x16 Demux can be implemented using 5 inputs AND Gates and 4 NOT Gates




∴ Fig:- Implementation of 1x16 Demultiplexers

Implementation of Full subtractor using 1x8 Demux

Full Subtractor

Full subtractor is a combinational circuit which performs subtractions of three bits input numbers. Two inputs variables A and B represents two significant bits to be subtracted and Bin represents the borrow already taken by previous operation and Two outputs from subtractor are the difference (diff) and the Borrow (Bout) to be taken from next operation.

Graphical Symbol:



Truth Table

Inputs			Outputs	
A	B	Bin	Diff	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

From the Truth Table the SOP minterm can be derived as


$$\text{Difference} = \Sigma_m(1, 2, 4, 7)$$

$$\text{Borrow} = \Sigma_m(1, 2, 3, 7)$$

1x8 Demux

1x8 Demux has single input, eight output lines and three selection lines.

Graphical Symbol:-




TruthTable

Inputs			Outputs							
A	B	Bin	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Implementing the minterm in 1x8 Demux

$$\text{Difference} = \Sigma m(1, 2, 4, 7)$$

$$\text{Borrow} = \Sigma m(1, 2, 3, 7)$$



∴ Fig :- Implementation of full subtractor using 1x8 Demux circuit

7. Design of ROM

ROM is a memory device in which permanent binary memory is stored.

ROM is a single device that consists both Decoder and OR Gates in a Single IC package.

The connections between the outputs of the decoders and the inputs of the OR Gates can be specified for each particular configuration by programming the ROM.

ROM comes with special internal links that can be fused or broken and the desired interconnection for a particular application requires that links to be fused or broken to the required circuit path.

Once the pattern is established for a ROM, it remains fixed even when the power is turn off.

Block Diagram:-

n Inputs



$2^n \times M$

ROM

M Outputs


Implement $F_1(A, A_0) = \sum m(1, 2, 3)$ and $F_2(A, A_0) = \sum m(0, 2)$ using ROM.

There are 2 inputs, so 2×4 Decoder is required to implement. Similarly, there are 2 inputs and 2 outputs, so $2^2 \times 2 = 4 \times 2$ Rom is required to implement the function using ROM.

The truth table for implementation

INPUTS		OUTPUTS	
A_1	A_0	F_1	F_2
0	0	0	1
0	1	1	0
1	0	1	1
1	1	1	0

Implementation in circuit with the help of truth table:-




Implement $F_1 = \Sigma(4, 5, 7)$ and $F_2 = \Sigma(3, 5, 7)$ using ROM.

There are 3 inputs lines and let them be A_2 , A_1 , and A_0 . So, 3×8 Decoder is required to implement the function. Similarly, There is 3 input and 2 outputs, so $2^3 \times 2 = 8 \times 2$ ROM is required to implement the given function.

The TruthTable for implementation

Inputs	OUTPUT	
	F_1	F_2
0 0 0	0	0
0 0 1	0	0
0 1 0	0	0
0 1 1	0	1
1 0 0	1	0
1 0 1	1	1
1 1 0	0	0
1 1 1	1	1

Implementation in circuit with the help of truthtable:



Design a circuit that provides the square of three bit number using ROM

The first step is to derived the TruthTable for the combinational Circuit as given below:-

Inputs			Outputs					
A ₂	A ₁	A ₀	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀
0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1
0	1	0	0	0	0	1	0	0
0	1	1	0	0	0	1	0	1
1	0	0	0	1	0	0	0	0
1	0	1	0	1	1	0	0	1
1	1	0	1	0	0	1	0	0
1	1	1	1	0	0	0	0	1


Three inputs and six outputs are required to accommodate all possible numbers.

from the truthtable, we note that output B₀ is always equal to input A₀. So, there is no need to generate B₀ with a ROM, since it is equal to an input variable A₀.

Likewise, B₁ is always 0, so this output is always known. So, we actual need to generate only four outputs with the ROM.

The minimum ROM must have three inputs and 4 outputs = 3x8 Decodes required. 3 inputs specifies 8 words, so the ROM size must be 8x4 bits.

The implementation is as follow:-



i. Fig: Implementation of ROM that produces square of three bit input number CIR04t

The TruthTable of ROM

Inputs			Outputs			
A ₂	A ₁	A ₀	B ₅	B ₄	B ₃	B ₂
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	1
0	1	1	0	0	1	0
1	0	0	0	1	0	0
1	0	1	0	1	1	0
1	1	0	1	0	0	1
1	1	1	1	1	0	0

Programmable logic Device (PLD)

Programmable Logic Array (PLA)

Programmable Array Logic (PAL)

Programmable logic Array (PLA)

Programmable logic Array is a programmable logic device having array of arrangement of programmable AND Gates and programmable OR Gates.

PLA = programmable AND Gates + programmable OR Gates

Implement the function $F(A, B, C) = \sum m(0, 1, 3, 4, 7)$ using PLA.


The minimized SOP expression for the given function can be obtained by using K-map as shown below :-

AB	C	0	1
00	1	1	1
01		1	
11		1	
10	1		

$$\bar{A}\bar{B} + B\bar{C} + \bar{B}\bar{C}$$

Hence, the minimized SOP expression of the given function is $F = \bar{A}\bar{B} + BC + \bar{C}$

for implementing the function using PLA 3 Buffer input, 3 AND programmable AND Gates and 1 programmable OR Gates is required. The implementation is shown below:-



∴ Fig:- Implementation of given function using PLA.

Implement the function using PLA $F_1 = \Sigma m(4, 5, 7)$, $F_2 = \Sigma m(3, 5, 7)$
Let the input three variable be A, B and C. The minimized SOP expression for the given function can be obtained by using K-Map as shown below:-

$$F_1 = \Sigma m(4, 5, 7)$$

$$F_2 = \Sigma m(3, 5, 7)$$

AB	C	0	1
00			
01			
11		1	
10	1	1	

AB	C	0	1
00			
01			
11		1	1
10		1	0

$$F_1 = \bar{A}\bar{B} + AC$$


$$F_2 = AC + BC$$

Hence, the minimized SOP expression of the given function are
 $F_1 = \bar{A}\bar{B} + AC$ and $F_2 = AC + BC$

To implement the minimized SOP expression using PLA, 3 Buffer input i.e. A or \bar{A} , B or \bar{B} and C or \bar{C} , 3 programmable AND Gates because in both function there is common shareable gates and 2 programmable OR Gates as required. The implementation is shown below with Program Table of PLA.

Product term	Inputs			outputs	
	A	B	C	F ₁	F ₂
$A\bar{B}$	1	1	0	-	1
AC	2	1	-	1	1
BC	3	(-)	1	-	1

PLA Implementation



∴ Fig:- Implementation of given function using PLA.

Programmable Array Logic (PAL)

Programmable Array logic is a programmable logic device having array of programmable AND gates and fixed array of OR Gates.

PAL = Programmable AND Gates + Fixed OR Gates

Implement the given function using PAL

$$F_1 = \Sigma(3, 5, 7), F_2 = \Sigma(3, 5, 7)$$

The minimized SOP expression for the given function can be obtained by using K-map are shown below:-

$$F_1 = \Sigma(4, 5, 7)$$

AB	C	0	1
00			
01			
11		1	
10	1	1	

$$F_2 = \Sigma(3, 5, 7)$$

AB	C	0	1
00			
01			1
11		1	
10		1	1


$$F_1 = A\bar{B} + AC$$

$$F_2 = AC + BC$$

∴ Hence, the minimized SOP expression of the given function are

$$F_1 = A\bar{B} + AC \text{ and } F_2 = AC + BC.$$

To implement the minimized SOP expression using PAL, 3 Buffer input, 4 programmable AND Gates and 2 fixed OR Gates is required. The implementation is shown below:-



∴ Fig :- Implementation of given function using PAL.

Implement the given function using PAL

$$F_1(A, B, C) = \Sigma(2, 3, 5, 7), F_2(A, B, C) = \Sigma(0, 1, 5) \text{ and } F_3(A, B, C) = \Sigma(0, 2, 3, 5)$$

The minimized SOP expression for the given function can be obtained by using k-map as shown below

$$F_1 = \Sigma(2, 3, 5, 7), F_2 = \Sigma(0, 1, 5)$$

$$F_3 = \Sigma(0, 2, 3, 5)$$

AB	C	0	1
00			
01	<input type="checkbox"/>	<input checked="" type="checkbox"/>	
11	<input checked="" type="checkbox"/>		
10	<input type="checkbox"/>		

AB	C	0	1
00	<input type="checkbox"/>	<input checked="" type="checkbox"/>	
01	<input checked="" type="checkbox"/>		
11	<input type="checkbox"/>		
10	<input type="checkbox"/>	<input checked="" type="checkbox"/>	

AB	C	0	1
00	<input type="checkbox"/>	<input checked="" type="checkbox"/>	
01	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>
11	<input type="checkbox"/>	<input type="checkbox"/>	
10	<input type="checkbox"/>	<input checked="" type="checkbox"/>	

$$\bar{A}B + AC$$

$$\bar{A}\bar{B} + \bar{B}C$$


$$\bar{A}\bar{C} + \bar{A}\bar{B} + A\bar{B}C$$

Hence, the minimized SOP expression of the given functions are:-

$$F_1 = \bar{A}B + AC, F_2 = \bar{A}\bar{B} + \bar{B}C, F_3 = \bar{A}\bar{C} + \bar{A}\bar{B} + A\bar{B}C$$

To implement the minimize SOP expression using PAL, 3 input Buffer, 9 programmable AND Gates because we have to take the highest AND gate function and implement same way to all 1 and 3 fixed OR Gate is required.

The implementation is shown below:-



∴ Fig:- Implementation of given function using PAL

1. Differentiate between combinational logic circuit and sequential logic circuit.

Circuit are:-

S.N Combinational logic circuit

1. Combinational logic circuit is a logic circuit which generates output based on present inputs.

2. Memory element is not present in combinational logic circuit.

3. In combinational logic circuit as output does not depend on the time instant, no feedback loop is required for its next output generation.

4. Combinations of operands are not necessary in same sequence.

5. Building Block for combinational circuit are logic gates.

6. Combinational circuit are mainly used for arithmetic as well as Boolean operation.

7. Half-Adder, Full-Adder, Encoder, Decoder, Multiplexer, Demultiplexer are examples of combinational logic circuit.

8. Block Diagram:

S.N Sequential logic circuit

1. Sequential logic circuit is a logic circuit which generates output based on present input as well as past output.

2. Memory element is present in sequential logic circuit.

3. In sequential logic circuit, output relies on its previous feedback. So output of previous input is being transmitted as feedback, feedback loop is used for next output generation.



4. Sequence of operands are necessary in sequential circuit.

5. Building Block for sequential circuit are flip-flops.

6. Sequential circuit is mainly used for storing data.

7. Sequential logic circuit example is finite state machine.

8. Block Diagram:




2. Sequential Logic Design

In Sequential circuit, the present output depend upon the present input as well as the past output.

The Sequential logic includes memory elements along with the logic gates. Thus, the output generated by sequential circuit depends not only on the present stage of input but also on the previous output.

The sequential circuit involves usage of feedback loops, with the help of this loop, the state of previous output is recorded. Thus, the next output is controlled by the state of previous output.



∴ fig: Sequential Logic circuit

3. Basic Flip Flop Circuit (Basic storage element) (Latch)

The basic storage element is called latch.

A basic flip flop circuit (latch) can be constructed from two NAND Gates or two NOR Gates.

Latch is a crossed coupled connection of two NAND gates or two NOR gates. Latch is a type of temporary storage device that has two stable states which is also called bistable.

Bistable (two state) are outcome of using a feedback arrangement in which the outputs are connected back to the opposite inputs.


Latch is a type of temporary storage device that has two stable states.

SR Latch (SET RESET Latch)


The SR latch has two inputs namely SET (S) and Reset (R) and two outputs Φ and $\bar{\Phi}$. The two outputs are complements to each other. The SR latch can be constructed by using two cross coupled NOR gates or NOR gates.

SR Latch using two cross-coupled NOR Gates

Block diagram:-



Circuit Diagram:-



Case I :- When $S=0$ and $R=1$, The output of $\Phi=0$ and $\bar{\Phi}=1$ which are complement to each other. And if we input $S=0$ and $R=0$, we get the previous output i.e. $\Phi=0$, $\bar{\Phi}=1$.

Case II :- When $S=1$ and $R=0$, then the output will be $\Phi=1$ and $\bar{\Phi}=0$. If the input is changed to $S=0$ and $R=0$, the output remains as previous i.e. $\Phi=1$ and $\bar{\Phi}=0$.


Case III :- When $S=1$ and $R=1$, then the output will be $\Phi=1$, $\bar{\Phi}=1$ which violates the requirements that the outputs must be complement of each other. This is contradiction, so it is not use state or invalid state.

The Truth Table of SR NOR Gates latch :-


Inputs	S	R	Outputs	Φ	$\bar{\Phi}$	
				S	R	Outputs
				Φ	$\bar{\Phi}$	
0 0	AS Before (No change)			1 0	1 0	(SET)
0 1	0 1	or		0 0	1 0	(No change)
1 0	1 0			0 1	0 1	(RESET)
1 1	Not use (Invalid state)			0 0	0 1	(No change)
				1 1	0 0	(Invalid state)

SR latch using two cross-coupled NAND Gates

Block Diagram:-



Circuit Diagram



Case I :- When $S=0$ and $R=1$, The output of $\Phi=1$ and $\bar{\Phi}=0$ which are complement to each other. When the input is changed to $S=0$ and $R=1$, we get the past output i.e. $\Phi=1$, $\bar{\Phi}=0$.

Case II :- When $S=1$ and $R=0$, then the output will be $\Phi=0$ and $\bar{\Phi}=1$. If the input is changed to $S=1$ and $R=1$, the output remains as previous i.e. $\Phi=0$ and $\bar{\Phi}=1$.

Case III :- When $S=0$ and $R=0$, then the output will be $\Phi=1$ and $\bar{\Phi}=1$ which is contradiction, so it is not use or invalid state.

The TruthTable of SR NAND gates Latch

S Inputs	R Inputs	Q Outputs	\bar{Q}	S Inputs	R Inputs	Q Outputs	\bar{Q}
0	0	Not use (Invertor)		0	1	1	0
0	1	1	0	1	1	1	0
1	0	0	1	1	0	0	1
1	1	As Before (no change)		1	1	0	1
				0	0	1	1
						(Latched state)	


4. Flip Flop

A flip flop is a clock controlled memory device which is capable of storing one bit of data.

A flip flop has two output, one for normal value and other for complement value of the bit stored in it.


Flip flop stores the input states and output the stored state only in response to the clock signal.

Block Diagram:-



Types of Triggering Method

- a. Level Triggering
- b. Edge Triggering
 - i. Positive Edge Triggering
 - ii. Negative Edge Triggering



When all High \rightarrow Level Triggering

When Low to High - Positive Edge Triggering

When High to Low - Negative Edge Triggering

Different Types of Flip Flop


- SR Flip Flop
- D Flip Flop
- Jk Flip Flop
- Master-Slave Flip Flop
- T Flip Flop

a. SR Flip Flop


The SR flip flop consists of the basic NAND latch and two other NAND gates to provide clock pulse.

Clock pulse is used for synchronization and acts as an additional control input.

Block Diagram:-



Circuit Diagram:-



The Truth Table of the SR flip flop is shown below:-

Inputs	Outputs				CLOCK	S	R	Q_{n+1}
Clock	S	R	Q	Q				
0	X	X	Memory state	Change	0	X	X	Q_n (memory state)
1	0	0	Memory state		1	0	0	Q_n (memory state)
1	0	1	0	1	1	0	1	0
1	1	0	1	0	1	1	0	1
1	1	1	Not use state		1	1	1	Invalid state

The characteristics table of SR flip flop is shown below:-

Q_n	Inputs		Output	Q_{n+1}
	S	R		
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	X	X
1	0	0	0	1
1	0	1	0	0
1	1	0	1	1
1	1	1	X	X

From the characteristics table given above, we have the characteristic equation using K-Map.

Q_n	SR		00	01	11	10
	0	1	0	X	1	
1	10	0	X	1		

$$\therefore Q_{n+1} = S + Q_n R$$

The excitation table of SR flip flop is shown below:-



Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

b. D Flip Flop


D Flip Flop is the modification of SR flip flop.

D Flip Flop is used to eliminate the possibility of race condition that the SR flip flop has created. So, we need to design a new circuit to eliminate the race condition that the QSR flip flop has created. Thus, the concept of this new circuit was built. In D flip flop, we can just give one input to this flip flop and complement the other.

Block Diagram:-



Circuit Diagram



The Truth Table of the D flip flop is shown below:-

Inputs	D	Outputs	Q _{n+1}	Input(D)	Output (Q _{n+1})
clock	X	Q _n		0	0
0	0	0		1	1
1	1	1			

The characteristics Table of D FlipFlop is shown below:-

Q_n	D	Output (Q_{n+1})
0	0	0
0	1	1
1	0	0
1	1	1

From the characteristics table given above, we have characteristics equation using K-map as shown below:-

$Q_n \backslash D$	0	1
0	0	1
1	0	1

$$\therefore Q_{n+1} = D$$

The excitation table of D Flip Flop is shown below:-

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

C. JK Flip Flop

The reason we need JK flip flop is to overcome the disadvantages of SR flip flop and D flip flop.


Thus, JK flip flop is the refinement of SR flip flop to solve the problem of indeterminate (Invalid) state when both inputs are 1.

In JK flip flop inputs J and K behave like inputs S and R to SET and RESET the flip flop.


Simply JK flip flop is used to overcome race or not used condition and used it as toggle switch.

For JK flip flop if $J=K=1$ and if clock is too long, then the function time of circuit the flip flop keep on Toggling (Racing) which leads to uncertainly indetermining output state of flip-flop, this problem is called Race around.

Block Diagram:



Circuit Diagram:-



The Truth Table of JK Flip Flop is shown below:-

INPUTS CLOCKS	J	K	OUTPUTS (Q, Q-bar)
0	x	x	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	\overline{Q}_n (Toggle)

The Characteristics Table of JK Flip Flop as shown below:-

Φ_n	Inputs	J	K	Φ_{n+1}
0	0	0	0	0
0	0	1	0	0
0	1	0	0	1
0	1	1	1	1
1	0	0	0	1
1	0	1	0	0
1	1	0	0	1
1	1	1	0	0

From the characteristics table given above, we have characteristics equation using K-map as shown below:-

Φ_n	JK	00	01	10	11
0	0	0	0	1	1
1	1	1	0	0	1

$$\therefore \Phi_{n+1} = \overline{\Phi_n J} + \Phi_n \overline{K}$$


The excitation table of JK Flip Flop as shown below:-

Φ_n	Inputs	J	K	Φ_{n+1}
0	0	0	X	
0	1	1	X	
1	0	X	1	
1	1	X	0	


d. T Flip Flop

T flip Flop is a single input version of JK Flip Flop which was created specially for the cases where SET and RESET was not required but toggling or storing was required.

Block Diagram:-



Circuit Diagram:-



The TruthTable of T Flip Flop as shown below:-

Inputs	Output	
clock	T	(Q_{n+1})
0	X	Q_n
1	0	Q_n
1	1	\bar{Q}_n

The characteristics Table of T flip Flop as shown below:-

Inputs		Output (Q_{n+1})
Q_n	T	
0	0	0
0	1	1
1	0	1
1	1	0

From the characteristics Table given above, we have the following characteristics equation using Karnaugh map:-

Q_n	0	1
0	0	(1)
1	(1)	0

$$Q_{n+1} = \overline{Q_n}T + Q_n\overline{T}$$

$$\therefore Q_{n+1} = Q_n \oplus T$$

The excitation table of T flip Flop as shown below:-

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

c. JK Master-Slave Flip Flop

JK Master Slave flip flop is constructed by using two separate JK flip flop. One circuit serves as master and another as slave and overall circuits are referred to JK Master slave flip flop.


The first flip flop known as the master is driven by positive clock pulse and second known as slave is driven by the negative clock pulse.

During positive clock, Slave remains un-operational and master gives the intermediate output.


During Negative clock, slave becomes operational and it receives the previous output of master and produces the final output.

In order to overcome the race around condition of JK flip flop, the JK Master slave flip flop is introduced.

Block Diagram:-



Circuit Diagram:-



The Truth Table of JK Master slave flip flop as shown below:-

Inputs			Output (Q _{n+1})
Clock	J	K	
0	x	x	Q _n
1	0	0	Q̄ _n
1	0	1	0
1	1	0	1
1	1	1	Q̄ _n

The characteristics Table of JK Master slave flip flop as shown below:-

Q _n	Inputs		Output (Q _{n+1})
	J	K	
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

From the characteristics table, we have derived the following characteristics equation as shown below:-

Q _n	JK			
	00	01	10	11
0	0	0	1	1
1	1	0	0	1

$$Q_{n+1} = \overline{Q_n} J + Q_n K$$

The excitation table of JK Master slave flip flop as shown below:-

Q _n	Q _{n+1}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

State Diagram

State diagram is a composed of finite number of state that is used to describe the behaviour of the circuit.

In State Diagram, each state is represented by a circle and the transition between the states is specified (represented) by directed lines (arrow). The binary numbers in each circle identifies the state.


State Diagram of Various Flip Flop

a. SR Flip Flop

Excitation Table

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

State Diagram:-




b. D Flip Flop

Excitation Table

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

State Diagram:-




C. JK Flip Flop

Excitation Table

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

State Diagram:-




d. T Flip Flop

Excitation Table

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

State Diagram:-



5. Register

Register is a group of flip-flops used for storing binary information. Each flip-flop of a binary cell is capable of storing one bit of data.

An n-bit register has a group of n flip-flops and is capable of storing any binary information containing n bits.

The register is mainly used for storing and shifting binary data entered into it from an external source.

4-Bit Register




Fig 1.4 Bit Register using D FLIP FLOP

The given 4-bit register is constructed by using 4 D flip-flop and the common clock pulse input. This clock pulse enables all other flip-flops so that information available at 4-inputs (I_1, I_2, I_3, I_4) can be transferred to the four bit register. Finally, the present stored information in the register can be obtained as we need.

Shift Register

A register that is used to store binary information is known as a memory register.


A register capable of shifting binary information either to the right or to the left is called shift register.

Shift register permits the stored data to move from a particular location to some other location within the register.

In a shift register the flip-flops are connected in such a way that the bits of binary number are entered into the shift register shifted from one position to another and finally shifted output. There are two methods of shifting the data that is serial shifting and parallel shifting.


The shift register are classified into the following types based how binary information is entered and shift out.

a. Serial In Serial Out (SISO)




∴ Fig:- SISO

b. Serial In Parallel Out (SIPO)




∴ Fig:- SIPO

c. Parallel In Serial Out (PISO)



∴ Fig:- PISO

d. Parallel In Parallel Out (PIPO)




∴ Fig:- PIPO

a. Serial In Serial Out (SISO)

This types of shift register accepts data serially that is one bit at a time on a single line. It produces the stored information on the single output line also in a serial form.

Data may be shifted left to right using right shift register or right to left by using left shift register.

Let's us state 4-bit right Serial In Serial out register where input data is 1011.



∴ Fig:- 4-Bit Right shift Serial In Serial Out register


The operation table of 4-bit right shift serial in serial out register where the input data is 1011.

Operation Table

Data	clock	Q_3	Q_2	Q_1	Q_0
-	0	0	0	0	0
1	1(↓)	1	0	0	0
10	2(↓)	1	1	0	0
0	3(↓)	0	1	1	0
1	4(↓)	1	0	1	1

Illustrating the state with entry of 4-bit binary number 1011 in the register. A first bit as 1 is applied at serial input at first flip flop. When the first clock pulse is provided, first flip flop store 1 and put it at input point of second flip flop. On second clock pulse we put 0 at input point of first flip flop so that first flip flop store 1 and second flip flop will take previous output of first flip flop which is 1 and store it. Accordingly on final clock pulse, all four bits are stored in four flip flops.

The timing diagram or waveform of the above operation table is shown below:-



∴ Fig :- Timing Diagram of Serial In serial out register


On the above timing diagram or wave form, we have illustrated the operation of 4-bit right shift serial In serial out register. We can confirm that the four flipflop will stored all four inputed binary value within four clock pulse but to output it we will need three more clock pulse that is also one of the backdoor of serial In serial out shift register.

b. Serial In parallel Out (SIPO)

In Serial In Parallel Out shift registers, the data is stored into the register serially where it is received or outputted from it parallelly.

It consists of one serial input and outputs are taken from all flip flops in parallel in order to shift the data out in parallel, it is necessary to have all the data available at output lines at the same time.

Once the data is stored, each bit appears on its respective output lines and all bits are available simultaneously rather than on a bit by basis as with the serial output.




∴ Fig: - 4-bit right shift Serial in parallel out register

The operational table of 4-bit right shift serial in parallel out register where we input 1011 as data in.


Data	Clock	Q_A	Q_B	Q_C	Q_D
-	0	0	0	0	0
1	1 (V)	1	0	0	0
1	2 (V)	1	1	0	0
0	3 (V)	0	1	1	0
1	4 (V)	1	0	1	1

From the above operation table we confirm that Serial in parallel out register need 4 clock pulse to input the data and make available the data to all the flip flop. After that the output is done at once in parallel form when all flip flop have data or the data is stored.

The timing diagram or Waveforms of the operational table when the input data is 1011 as shown below:-




On the above clock diagram, we have loaded 4 clock pulse to pass the ready data into the flip flop which is in serially input and the data when the data is loaded in all the flip flop, the output is provided at once in parallel mode.



c. Parallel In Serial Out (PISO)

In Parallel In Serial Out (PISO) shift register, the data is loaded into the register in parallel format while it is received from it serially.

Let A, B, C and D be the four parallel data input lines and SHIFT/LOAD is a control input that allows the four bits of data at A, B, C and D inputs to enter into the register in parallel or shift the data in serial.




! Fig:- 4-Bit right shift parallel in serial out register

The operational table of 4-bit right shift parallel in serial out register where we input 1011 as data in.

Clock	SHIFT/ LOAD	A	B	C	D	Q _A	Q _B	Q _C	Q _D	Serial output
0	-	-	-	-	-	0	0	0	0	-
1(↑)	0	1	0	1	1	1	0	1	1	1
2(↑)	1	1	0	1	1	1	1	0	1	1
3(↑)	1	1	0	1	1	1	1	0	0	0
4(↑)	1	1	0	1	1	1	1	1	1	1

From the above operation table, we can confirm that parallel in serial out register need four clock pulse to output where only a single clock pulse to store the data in the flip-flop.

The timing diagram or wave form of the operational table where the inputed data is 1011 as shown below:-




On the above clock diagram, we have loaded 42clock pulse to pass the ready data into flipflop which is parallelly inputed and the data is loaded in flipflop, the output is provided in extra 3 clock pulse in serial mode.

d. Parallel In Parallel Out (PIP)

Parallel In parallel Out shift register are the type of storage devices in which both data loading as well as data retrieval process occur in parallel mode that is data inputs can be shifted either in or out of register in parallel.

In this register, there is no interconnection between successive flip flops, so no serial shifting is required.

Therefore, the moment the parallel entry of data is accomplished, the respective bits will appear as parallel outputs.



i. Fig.: 4-bit right shift parallel In parallel out register

The operational example given above demonstrate that the parallel inputs to be entered should be applied at MSB, 2nd, 3rd and 4th input which are directly connected to D inputs of the flip flops A, B, C, and D. When first clock pulse is applied, the inputs are entered to the register and they are immediately available at outputs Q_A, Q_B, Q_C and Q_D.


The operational table of 4-bit right shift parallel in parallel out register where the entered data is 1011.

Operational Table

Data	Clock	Q _A	Q _B	Q _C	Q _D
-	0	0	0	0	0
1011	1(Up)	1	0	1	1

From the operational table, it is clearly seems that parallel in parallel out register needs one clock pulse to input the data as well as for output also. When the input is completed, it is immediately available to the output.

The timing diagram or wave form of the operational table according to the input is as follows:



The above timing diagrams demonstrate the process of parallel in and parallel out register where single clock pulse is used for data input at once as well as data output.

6. Counters

Counters are sequential circuits capable of counting clock pulses.

They provide accurate timing and control signals to other devices.

Counting can be ascending, descending or non-linear.

A counter having 'n' flipflops can count 2^n clock pulses.

There are two types of counter i.e. (i) Asynchronous counter and (ii) Synchronous counter.


S.N	Asynchronous Counter	S.N	Synchronous Counter
i.	Asynchronous counter is also called Serial or ripple counter.	ii.	Synchronous counter is also called Parallel counters or Binary counters.
iii.	In this counters, flipflops are connected in such a way that the output of the first flipflop drives the clock for the next flip flop.	iv.	In this type of counter, there is no connection between output of first flipflop and clock of next flipflop.
v.	All flip flops are not clocked simultaneously.	vi.	All flip flops are clocked simultaneously.
vii.	Asynch Asynchronous counter will operate only in fixed count sequence (up/down).	viii.	Synchronous counter will operate in any desired count sequence.
ix.	A logic circuit is very simple even for more number of states.	x.	A logic circuit is a complex as the number of states increases.
xi.	Less speed because the propagation delay is more.	xii.	High speed because the propagation delay is less.
xiii.	Block Diagram:-	xiv.	Block Diagram:-

Asynchronous / Ripple counter

Asynchronous counter is one in which the first flip flop is given an external clock and each of other flip flop is triggered by the output of the previous flip flop which limits the speed of operation.

2-bit Ripple up counter

Block Diagram:-




∴ Fig:- 2-bit Ripple up counter

Truth Table

Clock	Counter Output Q _A	Counter Output Q _B	Starte Number	Decimal Counter Output
Initially	0	0	-	0
1(↓)	0	1	2	1
2(↓)	1	0	2	2
3(↓)	1	1	3	3
4(↓)	0	0	4	0

Timing Diagram




∴ Fig:- Timing Diagram

4-Bit Asynchronous counter

4-bit Asynchronous counter or binary ripple counter can be constructed using either 'T' flip flop or 'JK' flip flop.

The system clock drives the flip flop A. The output of flip flop A drives flip flop B, the output of flip flop B drives flip flop C and the output of flip flop C drives flip flop D.

Block Diagram:-



\therefore Fig : 4-Bit Asynchronous counter

Q_A is always complemented.

Q_B is complemented whenever Q_A goes from HIGH to LOW.

Q_C is complemented whenever Q_B goes from HIGH to LOW.

Q_D is complemented whenever Q_C goes from HIGH to LOW.

Truth Table

Clock	Counter Output Q_0 Q_1 Q_2 Q_3	State Number	Decimal Counter output
Initially	0 0 0 0	-	0
1 (\downarrow)	0 0 0 1	1	1
2 (\downarrow)	0 0 1 0	2	2
3 (\downarrow)	0 0 1 1	3	3
4 (\downarrow)	0 1 0 0	4	4
5 (\downarrow)	0 1 0 1	5	5
6 (\downarrow)	0 1 1 0	6	6
7 (\downarrow)	0 1 1 1	7	7
8 (\downarrow)	1 0 0 0	8	8
9 (\downarrow)	1 0 0 1	9	9
10 (\downarrow)	1 0 1 0	10	10

11 (W)	1	0	1	1	11	11
12 (W)	1	1	0	0	12	12
13 (W)	1	1	0	1	13	13
14 (W)	1	1	1	0	14	14
15 (W)	1	1	1	1	15	15
16 (W)	0	0	0	0	16	0

Timing Diagram:-





Fig:- Timing Diagram

State Diagrams



\therefore Fig: state diagram

Asynchronous (Ripple) Down Counter

A asynchronous down counter using 'n' flipflop counts downwards from a maximum $2^n - 1$ to 0.

A binary counter with reverse count is called ripple down counter.

In ripple down counter, the binary count is decremented by '2' with every clock input pulse.

4-Bit Binary ripple Down Counter counts from 1111 to downwards 0000.

Block Diagram:-




Fig: - 4-Bit Ripple Down Counter

Q_A is always complemented.

Q_B is complemented whenever Q_A goes from low to HIGH.

Q_C is complemented whenever Q_B goes from low to HIGH.


Q_D is complemented whenever Q_C goes from low to HIGH.

Truth Table

Clock	Q _A	Counter Output Q _B	Q _B	Q _A	State Number	Decimal Counter Output
Initially	0	0	0	0	-	0
1(\uparrow)	1	1	1	1	1	15
2(\uparrow)	1	1	1	0	2	14
3(\uparrow)	1	1	0	1	3	13
4(\uparrow)	1	1	0	0	4	12
5(\uparrow)	1	0	1	1	5	11
6(\uparrow)	1	0	1	0	6	10
7(\uparrow)	1	0	0	1	7	9
8(\uparrow)	1	0	0	0	8	8
9(\uparrow)	0	1	1	1	9	7


10 (T)	0	01	01	0	10	6
11 (T)	0	1	0	1	11	5
12 (T)	0	1	0	0	12	4
13 (T)	0	0	1	1	13	3
14 (T)	0	0	1	0	14	2
15 (T)	0	0	0	1	15	1
16 (T)	0	0	0	0	16	0

Timing Diagram:-



∴ Fig:- Timing Diagram

State Diagram:-



∴ Fig:- State Diagram

Asynchronous (Ripple) UP/DOWN Counter


The UP/DOWN counter is a combination of the UP counter and the DOWN counter. As the UP/DOWN counter has the capability of counting upward as well as downwards, it is also called as multimode counters.

In an UP counter, each flip-flop is triggered by the normal output (from output of preceding flip-flop to the clock input of the next flip-flop) of the preceding flip-flop.

In DOWN counter, each flip flop is triggered by the complement output of the preceding flip flop (from output \bar{Q} of the preceding flip-flop to the clock input of the next flip flop).

In both the counters, the first flip flop is triggered by the external clock.

Block Diagram :-



i.e. Fig: 4-Bit asynchronous UP/DOWN counter

In the figure given above, UP/DOWN control line is held HIGH i.e. 1, the counter counts upwards from 0000 to 1111. When UP/DOWN control line is held LOW i.e. 0, the counter counts downwards from 1111 to 0000.

State	UP COUNT MODE				State	DOWN COUNT MODE			
	QD	QC	QB	QA		QD	QC	QB	QA
0	0	0	0	0	15	1	1	1	1
1	0	0	0	1	14	1	1	1	0
2	0	0	1	0	13	1	1	0	1
3	0	0	1	1	12	1	1	0	0
4	0	1	0	0	11	1	0	1	1
5	0	1	0	1	10	1	0	1	0
6	0	1	1	0	9	1	0	0	1
7	0	1	1	1	8	1	0	0	0
8	1	0	0	0	7	0	1	1	1
9	1	0	0	1	6	0	1	1	0
10	1	0	1	0	5	0	1	0	1
11	1	0	1	1	4	0	1	0	0
12	1	1	0	0	3	0	0	1	1
13	1	1	0	1	2	0	0	1	0
14	1	1	1	0	1	0	0	0	1
15	1	1	1	1	0	0	0	0	0

Synchronous Counter

Synchronous counters can be distinguished from asynchronous counters, in that, a common clock pulse is provided to the clock pulse input of all flipflop simultaneously. Simply, a common clock pulse triggers all the flipflops at a time rather than one at a time in succession as in a ripple counter.

Synchronous UP Counter (Binary UP Counter):-


In a synchronous binary counter (UP), the flipflop in the lowest order position is complemented with every clock pulse. This means that its J and K inputs must be maintained at logic '0'.

A flipflop in any other position is complemented with a pulse provided that all the bits in the lower order position are equal to 1.

Simply, the lowest order flipflop, let say 'A', is always complemented. ' A_1 ' is complemented whenever the present state of A, is 1. ' A_2 ' is complemented when the present state of A_1, A_0 is 11. Similarly, A_3 is complemented whenever the present state of A_3, A_2, A_1, A_0 is 1111.

The following figure illustrates 4-bit Synchronous or binary up counter:-

Block Diagram:-



The following figure illustrates 4-bit Synchronous (Binary) Down counters:- (Output of previous flip flop must be all 0)

Block Diagram:-




Fig: Logic circuit of Synchronous UP counter.

Binary UP/DOWN Counter

Synchronous (Binary) UP/DOWN counter has the capability of counting upwards as well as downwards.


The counter can count either upwards from 0 to $2^n - 1$, or can count downwards from $2^n - 1$ to 0.

The decision whether to count upwards or downwards depends upon the UP/DOWN control input.

When UP/DOWN control input is held HIGH (1), the circuit counts upwards.

When UP/DOWN control input is held LOW (0), the circuit counts downwards.

The following example demonstrate 4-bit UP/DOWN synchronous (Binary) counters:-



∴ Fig: Block Diagram of 4-Bit Synchronous UP/DOWN Counter

Modulus Counter (Mod Counter)

Mod = No. of states (2^n)

3 bit counter \leftrightarrow Mod 8

4 bit counter \leftrightarrow Mod 16

Modulus says how many states the counter is having.


The number of states passed by the particular counter to reach its initial state called Modulus Counter.

MOD 10 Counter (BCD Ripple / Decader Counter)

BCD Ripple counter is having ten states. It counts from 0000 to 1001.

As soon as the circuit gets the counter value 1010, the counter is jumps to its initial position again i.e. 0000.



State Diagram:-



∴ State Diagram of MOD 10 Counter

Truth Table

Clock	Q_0	Q_1	Q_2	Q_3	Decimal
0	0	0	0	0	0
1 st	0	0	0	1	1
2 nd	0	0	1	0	2
3 rd	0	0	1	1	3
4 th	0	1	0	0	4
5 th	0	1	0	1	5
6 th	0	1	1	0	6
7 th	0	1	1	1	7
8 th	1	0	0	0	8
9 th	1	0	0	1	9
10 th	1	0	1	0	0

Block Diagram:-**∴ Fig :- BCD Ripple counter****Timing Diagram:-****∴ Fig :- Timing Diagram of BCD counter**

Synchronous Modulus Counter

Step to design Synchronous Modulus Counter:-

Step 1:- Decide number of flipflop required.

Step 2:- Decide the types of flipflop used.

Step 3:- Draw excitation table of flip flop.

Step 4:- Draw circuit excitation table of counter.

Step 5:- Obtain minimized equation using K-map.


Step 6 :- Design the circuit.

Synchronous MOD 6 Counter

MOD 6 counter have six states. It counts from 000 to 101. As soon as the circuit gets the counter value 110, the control is jumped to initial position again i.e. 000.

To design MOD 6 counter, We need 3 flip flop and decided to use JK flip flop.

State Diagram:-



∴ Fig:- State Diagram of MOD 6 Counter.

Excitation Table of JK Flip Flop

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

By using above state diagram and excitation table of JK flip flop, we will have following circuit excitation table of the counter:

Present State			Next State			Znput		JA			KA			JB			KB			JC		
Q_A	Q_B	Q_C	Q_{A+1}	Q_{B+1}	Q_{C+1}	J _A	K _A	J _B	K _B	J _C	K _C											
0	0	0	0	0	1	0	0	0	0	0	0											
0	0	1	0	1	0	0	0	X	1	X	X											
0	1	0	0	1	1	0	X	X	0	1	X											
0	1	1	1	0	0	0	1	X	X	1	X											
1	0	0	1	0	1	X	0	0	0	X	1	X										
1	0	1	0	0	0	X	1	0	X	X	1											
1	1	0	X	X	X	X	X	X	X	X	X											
1	1	1	X	X	X	X	X	X	X	X	X											

From the circuit excitation table given above, we will obtain minimized expression as shown below using K-Map.

K-Map for JA

Q_A	Q_B	Q_C	00	01	10	11
0	0	0	0	1	0	0
1	X	X	X	X	X	X

$$\therefore J_A = Q_B \bar{Q}_C$$

K-Map for KA

Q_A	Q_B	Q_C	00	01	11	10
0	X	X	X	X	X	X
1	0	1	X	X	X	X

$$\therefore K_A = Q_C$$

K-Map for JB

Q_A	Q_B	Q_C	00	01	10	
0	0	1	1	X	X	
1	0	0	X	X	X	

$$\therefore J_B = \bar{Q}_A Q_C$$

K-Map for KB

Q_A	Q_B	Q_C	00	01	10	
0	X	X	1	0	0	
1	X	X	X	X	X	

$$\therefore K_B = \bar{Q}_C$$

K-Map for J_C

\bar{Q}_A	00	01	11	10
0	1	X	X	1
1	1	X	X	X


$$\therefore J_C = 1$$

K-Map for K_C

\bar{Q}_A	00	01	11	10
0	X	1	1	X
1	X	1	X	X

$$\therefore K_C = 1$$

Circuit Diagram:-



∴ Fig:- Circuit Diagram of MOD 6 Counter.

Difference Between Latch and Flip-Flop.

S.N	Latch	S.N	Flip-Flop
1.	It follows a level triggering approach.	1.	Flip-flop utilizes an edge triggering approach.
2.	The clock signal is absent.	2.	The clock signal is present.
3.	It is designed using logic gates.	3.	It is designed using latch along with clock.
4.	It has fast operating speed.	4.	It has low operating speed.
5.	It requires less power.	5.	It requires more power.
6.	It requires less area.	6.	It requires more area.
7.	It works using the binary input only.	7.	It works using the binary input and the clock signal.
8.	J_K , $S-R$, D , T are examples of latch	example 8. J_K , $S-R$, D , T are examples of flip-flop	