논리회로설계 HW #4

2019112130 최부광

Source code	0
Waveform	0

1. Source code

4:1 Mux Module

2. Waveform



- Testbench

```
module mux4 tb();
 reg [3:0] a0,a1,a2,a3;
 reg [1:0] sel;
 integer i;
 wire [3:0] out;
 mux4 m1(a0,a1,a2,a3,sel,out); // mux instance
 initial begin
  $dumpfile("output.vcd");
  $dumpvars();
 end
 initial begin
  a0 = $random; a1 = $random;
  a2 = $random; a3 = $random;
  sel = 0;
  for(i=0; i < 4; i=i+1)
   #1 \text{ sel} = i;
   #6 $finish;
 end
endmodule
```