

```
1  module inv(a,z);  
2      input a;  
3      output z;  
4  
5      assign z = ~a;  
6  endmodule
```

```
1  `timescale 1us/1us
2  module inverter_tb();
3      reg a;
4      wire z;
5
6      inv u1(a,z);
7
8      initial begin
9          a = 0;
10         #100 $finish;
11     end
12
13     always begin
14         #10 a = ~a;
15     end
16
17     initial begin
18         $dumpfile("output.vcd");
19         $dumpvars(0);
20     end
21 endmodule
```

