2022 Spring COMP311: Logic Circuit Design

Final Project

Student ID / Name : 2019112130 / 최부광


Final Project check list

	Answers
1. First value of \$s1, \$s2	35, 9
2. First value of \$s3	44
3. Final \$s3 value	5
4. What are the instructions implemented, but not used?	Sub, or, mul, slti
5. What is the final PC # processed?	19
6. What are the PC #s that have not been processed?	7, 20
7. Parameterized MUX design	Y
8. load memory with instructions	Υ
9. Implemented result stored in the register after PC 0000	Υ
10. Implemented result after beq	Υ
11. Implemented result after first sw is done	Y
12. When run is complete: (1) final \$s3 value,	Υ
13. When run is complete: (2) registers have intended results	Y

1. Code

Submodule은 다음의 그림과 표를 기반으로 구성하였습니다.

► Architecture



▶ Main Control Table

	RegDst	ALUSrc	Memto Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp	Jump
R-type	1	0	0	1	0	0	0	00	0
Slti	0	1	0	1	0	0	0	10	0
J	0	0	0	0	0	0	0	00	1
Jal	2	0	2	1	0	0	0	00	1
Lw	0	1	1	1	1	0	0	11	0
Sw	0	1	0	0	0	1	0	11	0
Beq	0	0	0	0	0	0	1	01	0
addi	0	1	0	1	0	0	0	11	0

1. Code

1) Program Counter

```
`timescale 1ns/10ps
module PC(
   input clk, rst,
   input [12:0] pc_next,
   output reg [12:0] pc_current);

always @ (posedge clk) begin
   if (~rst)
        pc_current = 13'b0;
   else
        pc_current = pc_next;
   end
endmodule
```

- Posedge clk마다 다음 명령어 주소를 내보낸다

2) Instruction Memory

```
`timescale 1ns/10ps
module insMem(
           input clk, rst,
           input [12:0] pc,
         output [15:0] instruction);
           reg [15:0] internal mem [0:23];
always @ (posedge clk) begin
                if (~rst) begin
                      internal mem[0] = 16'b1001 1001 0000 0001;
                      internal mem[1] = 16'b1001 1001 1000 0010;
internal mem[2] = 16'b0000 1001 1100 0000;
internal mem[3] = 16'b0000 1001 1001 0100;
                    internal mem[3] = 16'b0000 1001 1001 0100;
internal mem[4] = 16'b1100 0100 0000 0010;
internal mem[5] = 16'b0000 1001 1100 0010;
internal mem[6] = 16'b0100 0000 0000 1000;
internal mem[7] = 16'b0100 1001 1100 0001;
internal mem[8] = 16'b0100 1001 1100 0011;
internal mem[9] = 16'b0110 0000 0000 1101;
internal mem[10] = 16'b111 0010 0000 0011;
internal mem[11] = 16'b111 1010 0000 0011;
internal mem[12] = 16'b0100 0000 0000 111;
internal mem[13] = 16'b0100 0000 0000 111;
                     internal mem[12] = 16'b0000 0000 0000 1111;
internal_mem[13] = 16'b0000 010 011 100 0110;
internal_mem[14] = 16'b0001 1100 0000 1000;
internal_mem[15] = 16'b0000 0000 0000 0000;
internal_mem[16] = 16'b0000 0000 0000 0000;
internal_mem[17] = 16'b0000 0000 0000 0000;
internal_mem[18] = 16'b0000 0000 0000 0000;
internal_mem[19] = 16'b0000 0000 0000 0000;
internal_mem[19] = 16'b0000 0000 0000 0000;
                      internal mem[20] = 16'b0000 0000 0000 0000;
internal mem[21] = 16'b0000 0000 0000 0000;
internal mem[22] = 16'b0000 0000 0000 0000;
                      internal mem[23] = 16'b0000 0000 0000 0000;
           assign instruction = (pc < 24) ? internal_mem[pc[4:0]] : 15'b0;</pre>
      endmodule
```

- rst = 0 일 때 메모리 초기화
- 입력된 PC값에 해당하는 주소의 메모리값을 내보낸다

3) JR Controller

```
`timescale lns/lops
_module jrControl(
  input [1:0] alu op,
  input [3:0] funct,
  output jr_control);

assign jr_control = ({alu_op, funct} == 6'b001000) ? 1'b1 : 1'b0;
endmodule
```

- JR(Jump register) 명령어의 경우, {Opcode = 00, funct = 1000} 이 되어야 한다
- 위의 조건을 만족하면 컨트롤러가 1을 내보낸다

4) And Gate

5) Register File

```
`timescale 1ns/10ps
-module reaFile(
     input clk, rst,
    input reqWrite,
     // read
    input [2:0] raddr1, raddr2,
    input [15:0] wdata,
     // write
    input [2:0] waddr,
    output [15:0] rdata1, rdata2);
    reg [15:0] register [0:7];
    integer i;
   always @ (posedge clk) begin
    // initialize
       if (~rst) begin
          register[0] = 16'b0000_0000_0000_0000;

register[1] = 16'b0000_0000_0000_0000;

register[2] = 16'b0000_0000_0000_0000;

register[3] = 16'b0000_0000_0000_0000;

register[4] = 16'b0000_0000_0000_0000;

register[5] = 16'b0000_0000_0000_0000;

register[6] = 16'b0000_0000_0000_0000;

register[7] = 16'b0000_0000_0000_0000;
          register[7] = 16'b0000_0000_0000_0000;
       end
        // write data
       else begin
         if (regWrite)
             register[waddr] = wdata;
     end
    // read data
    assign rdata1 = register[raddr1];
     assign rdata2 = register[raddr2];
  endmodule
```

- rst = 0 일 때 레지스터 초기화
- Write Register는 regWrite 컨트롤 신호가 들어올 때만 수행한다
- Read Register는 항상 수행

7) Sign_extender

```
timescale 1ns/10ps
module sign_extender(
  input [6:0] ins,
  output [15:0] extended_ins);

assign extended_ins = {{9{ins[6]}},ins};
endmodule
```

- I-type 명령어의 7-bit 값을 PC 값과 더해주기 위해 길이를 늘려준다. 양수(MSB[0])의 경우 0으로, 음수(MSG[1])의 경우 1로 상위 9-bit를 채워준다

6) Main Control

```
`timescale 1ns/10ps
module control(
   input rst,
   input [2:0] opcode,
   output reg [1:0] RegDst, MemtoReg, ALUOp,
   output reg Jump, Branch, MemRead, MemWrite, ALUSrc, RegWrite);
  always @ (*) begin
     // reset
     if (~rst) begin
       RegDst = 2'b01;
       MemtoReg = 2'b00;
       ALUOp = 2'b00;
       Jump = 1'b0;
       Branch = 1'b0;
       MemRead = 1'b0;
       MemWrite = 1'b0;
       ALUSTC = 1'b0;
      RegWrite = 1'b1;
       Jump = 1'b0;
     end
     else begin
       case (opcode)
       3'b000 : begin // r-type
         RegDst = 2'b01;
         ALUSrc = 1'b0;
         MemtoReg = 2'b00;
         RegWrite = 1'b1;
         MemRead = 1'b0;
         MemWrite = 1'b0;
         Branch = 1'b0;
         ALUOp = 2'b00;
         Jump = 1'b0;
         end
       3'b001 : begin // slti
         RegDst = 2'b00;
         ALUSTC = 1'b1;
         MemtoReg = 2'b00;
         RegWrite = 1'b1;
         MemRead = 1'b0;
         MemWrite = 1'b0;
         Branch = 1'b0;
         ALUOp = 2'b10;
```

- 각 명령어의 opcode를 입력받아 해당하는 컨트롤 신호를 내보낸다
- 나머지 명령에 대한 코드는 길어서 2페이지의 표로 대체

8) Parameterized - Adder

```
timescale lns/10ps
odule adder #(parameter n=1)(
  input [12:0] a,
  input [n-1:0] b,
  output [12:0] out);

assign out = a + b;
ndmodule
```

- PC 값 계산을 위한 Adder

1. Code

9) ALU

```
`timescale 1ns/10ps
module ALU(
   input[2:0] ALUcontrol,
   input [15:0] a, b,
   output reg zero detection,
   output reg [15:0] result);
always @(*) begin
     // arithmetic & logical operation
     case (ALUcontrol)
       3'b0000 : result = a + b;
       3'b001 : result = a - b;
       3'b010 : result = a & b;
       3'b011 : result = a | b;
       3'b100 : begin
                  if (a < b) result = 16'b1;</pre>
                  else result = 16'b0;
                end
       3'b101 : result = a * b;
       3'b110 : result = a / b;
     endcase
     // zero-detection (beq)
     zero_detection = (~result) ? 1'b0 : 1'b1;
   end
 endmodule
```

- Arithmetic & Logic Operation 수행
- 입력으로 두 개의 operand를 받아
 ALUcontrol 신호에 따른 연산 결과(result),
 zero-detection 결과 반환

10) Data Memory

```
module dataMem(
   input clk, rst,
   input memWrite, memRead,
   input [15:0] addr,
   input [15:0] wdata,
   output [15:0] rdata);
   reg [15:0] internal_mem[0:23];
  always @ (posedge clk) begin
      // initialize
      if (~rst) begin
       internal_mem[0] = 16'b0000_0000_0000_0000;
        internal_mem[1] = 16'b0000_0000_0010_0011;
        internal_mem[2] = 16'b0000_0000_0000_1001;
       internal_mem[3] = 16'b0000_0000_0011_0001;
        internal_mem[4] = 16'b0000_0000_1100_1001;
        internal_mem[5] = 16'b0000_0000_0011_1100;
        internal_mem[6] = 16'b0000_0000_1101_1011;
        internal_mem[7] = 16'b0000_0000_0000_0111;
internal_mem[8] = 16'b1110_0001_0010_1000;
        internal_mem[9] = 16'b0101_0011_1100_0101;
        internal mem[10] = 16'b1001_0111_1000_1001;
internal mem[11] = 16'b1101_0011_1101_1111;
        internal_mem[12] = 16'b1011_1001_1001_0001;
        internal_mem[13] = 16'b0000_0100_0110_0101;
internal_mem[14] = 16'b0001_1100_0101_0110;
        internal_mem[15] = 16'b0001_0010_1110_0100;
        internal_mem[16] = 16'b0110_1000_0011_1001;
internal_mem[17] = 16'b1111_1000_0010_1011;
        internal_mem[18] = 16'b0011_1101_0111_1001;
        internal_mem[19] = 16'b1011_0000_0111_0001;
        internal mem[20] = 16'b0010_0001_1110_0110;
        internal mem[21] = 16'b1101 0000 1100 1010;
internal mem[22] = 16'b0111 0111 0000 1110;
        internal mem[23] = 16'b1111 1101 1011 1001;
      end
      else begin
        if (memWrite)
          internal mem[addr] = wdata;
      end
   end
   assign rdata = (memRead) ? internal mem[addr] : 16'b0;
 endmodule
```

- rst = 0 일 때 메모리 초기화
- Read Memory : memRead 컨트롤 신호가 1이 될 때만 해당하는 주소의 메모리값을 내보낸다
- Write Memory : memWrite 컨트롤 신호가 1이 될 때만 해당하는 주소에 값을 저장한다

11) ALUcontrol

```
`timescale 1ns/10ps
module ALUcontrol (
   input [1:0] ALUop,
   input [3:0] funct,
  output reg [2:0] ALUcontrol);
always @(*) begin
     // R-type
     if (ALUop==2'b00) begin
       case (funct)
         4'b0000: ALUcontrol = 3'b000; // add
         4'b0001: ALUcontrol = 3'b001; // sub
         4'b0010: ALUcontrol = 3'b010; // and
         4'b0011: ALUcontrol = 3'b011; // or
         4'b0100: ALUcontrol = 3'b100; // slt
         4'b0101: ALUcontrol = 3'b101; // mul
         4'b0110: ALUcontrol = 3'b110; // div
       endcase
     end
     // I-type, J-type
     else begin
       case (ALUop)
       2'b01: ALUcontrol = 3'b001; // beq
       2'b10: ALUcontrol = 3'b100; // stli
       2'b11: ALUcontrol = 3'b000; // addi, lw, sw
       endcase
     end
   end
 endmodule
```

각 명령어에 따라 적합한 연산을 ALU에서 수행하기위해 적절한 컨트롤 신호 생성

12) Parameterized - MUX

```
`timescale 1ns/10ps
=module mux31 #(parameter w1=3,w2=3,w3=3,w4=3)(
  input [1:0] sel,
   input [w1-1:0] in1,
  input [w2-1:0] in2,
  input [w3-1:0] in3,
  output [w4-1:0] out);
  assign out = (sel[1])? in3 : (sel[0] ? in2 : in1);
 endmodule
`timescale 1ns/10ps
module mux21 #(parameter width=16)(
    input sel,
    input [width-1:0] in1, in2,
   output [width-1:0] out);
    assign out = (sel)? in2 : in1;
 endmodule
```

- 각 명령어에 따라 차별되는 동작, 또는 데이터 입력을 위한 MUX

13) MIPS16 (Top Module)

```
module mips16(
    input clk, rst,
output [12:0] pc_out,
    output [15:0] reg0,reg1,reg2,reg3,reg4,reg7);
    wire [15:0] alu_reg_rdata2, ALUresult;
    wire zero;
    // PC, Instruction
wire BEQcontrol;
    wire [15:0] inst;
wire [12:0] pc_current, pc_p2, pc_beq, pc4_beq;
    wire [12:0] pc4 begj, pc_j, pc_jr, pc_next;
// Register, Data Memory
    wire [2:0] reg waddr;
wire [15:0] reg rdata1, reg rdata2, reg wdata;
wire [15:0] mem_rdata, mem_wdata;
// Main Control
    wire [1:0] RegDst, MemtoReg, ALUOp;
wire Jump, Branch, MemRead, MemWrite, ALUSrc, RegWrite;
    // Sign-extender, JRcontrol, ALUcontrol
wire [15:0] extended;
    wire JRControl;
    wire [2:0] ALUcontrol;
    PC pc_unit(.clk(clk),.rst(rst),.pc_next(pc_next),.pc_current(pc_current));
    adder #(1) pc_adder(.a(pc_current),.b(1'b1),.out(pc_p2));
    insMem_unit(.clk(clk), .rst(rst), .pc(pc_current), .instruction(inst));
   control control_unit(.rst(rst), .opcode(inst[15:13]),.RegDst(RegDst),
                              .MemtoReg(MemtoReg),.ALUOp(ALUOp),.Jump(Jump),.Branch(Branch),
.MemRead(MemRead),.MemWrite(MemWrite),.ALUSrc(ALUSrc),.RegWrite(RegWrite));
     // Register File
   mux31 #(3,3,3,3) mux_reg_waddr(.sel(RegDst),.inl(inst[9:7]),.inl(inst[6:4]),.inl(3'blll),.out(reg_waddr));
regFile regFile_unit(.clk(clk),.rst(rst),.regWrite(RegWrite),
                              .raddr1(inst[12:10]),.raddr2(inst[9:7]),.waddr(reg_waddr),
.rdata1(reg_rdata1),.rdata2(reg_rdata2),.wdata(reg_wdata));
    sign extender sign extender unit(.ins(inst[6:0]),.extended ins(extended));
     jrControl jrControl unit(.alu op(ALUOp),.funct(inst[3:0]),.jr control(JRControl));
     ALUcontrol ALUcontrol unit(.ALUcop(ALUcop),.funct(inst[3:0]),.ALUcontrol(ALUcontrol));
     mux21 #(16) reg_reg_rdata2(.sel(ALUSrc),.in1(reg_rdata2),.in2(extended),.out(alu_reg_rdata2));
    ALU ALU_unit(.ALUcontrol(ALUcontrol), .zero_detection(zero),
                       .a(reg_rdata1),.b(alu_reg_rdata2),.result(ALUresult));
     // (PC_beq) adder & control
     adder #(16) pc_beq_adder(.a(pc_p2),.b(extended),.out(pc_beq));
     udp and and unit(.out(BEQcontrol),.in1(Branch),.in2(zero));
mux21 #(13) mux pc4_beq(.sel(BEQcontrol),.in1(pc_p2),.in2(pc_beq),.out(pc4_beq));
     // (PC4 beqj), (PCjr) control
     // mux21 #(13) mux_pc4_beqj(.sel(Jump),.in1(pc4_beq),.in2(pc_j),.out(pc4_beqj));
// mux21 #(13) mux_pc_jr(.sel(JuRControl),.in1(pc4_beqj),.in2(reg_rdata1[12:0]),.out(pc_jr));
     mux21 #(13) mux_pc_jr(.sel(JRControl),.in1(pc4_beq),.in2(reg_rdata1[12:0]),.out(pc_jr));
     mux21 #(13) mux_pc_j(.sel(Jump),.in1(pc_jr),.in2(pc_j),.out(pc_next));
assign mem_wdata = reg rdata2;
dataMem datamem_unit(.clk(clk),.rst(rst),.memWrite(MemWrite),.memRead(MemRead),
                                .addr(ALUresult),.wdata(mem_wdata),.rdata(mem_rdata));
     // reg_wdata control
// output
     assign pc_out = pc_current;
    assign s3 = datamem unit.internal mem[3][15:0];
assign reg0 = regFile_unit.register[0][15:0];
assign reg1 = regFile_unit.register[1][15:0];
     assign reg2 = regFile_unit.register[2][15:0]
    assign reg3 = regFile_unit.register[3][15:0];
assign reg4 = regFile_unit.register[4][15:0];
assign reg7 = regFile_unit.register[7][15:0];
  endmodule
```

- 2페이지의 Architecture를 참고하여
- 다만 JR 명령어의 경우 {ALUOp, funct} = 6'b001000이 되는데, 기존 구조에서는 J 8 명령어가 이와 같은 값을 가지게되어 JR Controller에서 1을 내보내게 된다. 이 상황을 방지하기 위해 PC값 계산 시 사용되는 J-MUX와 JR-MUX 위치를 바꾸었다.

2. 결과

```
info: dumpfile output.vcd opened
1234,time:
1234,time:
                                                                                                                                                                                       RF[0,1,2,3,4,6,7]

RF[0,1,2,3,4,6,7]
                                                                                                                                                                                                                                                                                                                                                  0
0
0
44
44
44
                                                                                                                                                                                                                                                                                                                                                                     00000000001010010010010
                                                                                                                                                                                                                                                                                                                000000000000 × × × × ×
                                                                                                                                                                                                                                                                                                 00000000000000000000
                                                                                                                                                                                                                                                                                                                                    PC=
PC=
                                         34,time
34,time
                                                                                                                                400 ps,
                                                                                                                                                          PC=
PC=
                                         34,time
34,time
                                                                                                                               600 ps,
                                         34,time
34,time
                                                                                                                               700 ps,
800 ps,
                                    234
                                                                                                                           900 ps,
1000 ps,
1100 ps,
1200 ps,
1300 ps,
                                                                                                                                                                            8,
9,
13,
14,
10,
11,
12,
16,
17,
18,
                                    234.time
                                    1234,time
1234,time
                                                                                                                                                          PC=
PC=
PC=
PC=
PC=
PC=
                                                                                                                                                                                                                                                                                                                                                  43
43
33
55
55
55
55
                                    234,time
                                         34,time
                                        34,time
34,time
                                                                                                                            1400 ps,
1500 ps,
                                                                                                                             1600 ps,
                                     234, time
                                                                                                                                                        PC=
PC=
PC=
PC=
                                  1234, time
1234, time
1234, time
 id
id
                                                                                                                            1700 ps,
                                                                                                                            1800 ps,
1900 ps,
  /test_tb.v:18: $finish called at 2000 (10ps)
he final result of $s3 in memory is : 5
d: 1234,time: 2000 ps,
                                                                                                                                                         PC=
                                                                                                                                                                         19, RF[0,1,2,3,4,6,7]
```

- ※ internal_mem[3] 값을 가져오게 된 이유
- → 오른쪽은 Instruction Memory 초기화 값을 해석한 것이다.
 [11] 명령어에 의해 \$s3값이 Mem[3(\$6)]에 저장되게 된다.
 \$6에 저장된 값이 0이므로, Mem[3(\$6)]은 Mem[3]과 같은
 의미가 된다

Addr.	OP [15:13]	Rs[12:10]	Rt[9:7]	Rd[6:4]	Func[3:0]	Note
[0]	100	110	010	0000001		Lw \$2, 1(\$6)
[1]	100	110	011	01	Lw \$3, 2(\$6)	
[2]	000	010	011	100	0000	Add \$4, \$2, \$3
[3]	000	010	011	001	0100	Slt \$1, \$2 \$3
[4]	110	001	000	01	000010	Beq \$1, \$0, 0
[5]	000	010	011	100	0010	And \$4, \$2, \$3
[6]	010		000	J 8		
[7]	000	010	011	100	0001	Sub \$4, \$2, \$3
[8]	000	010	011	100	0010	And \$4, \$2, \$3
[9]	011		Jal 13			
[10]	111	100	100	01	000010	Addi \$4, \$4, 2
[10]	111	100 110	100		000010 000011	Addi \$4, \$4, 2 Sw \$4, 3(\$6)
			100			
[11]	101		100	0		Sw \$4, 3(\$6)
[11]	101	110	100	00000001111	000011	Sw \$4, 3(\$6) J 15
[11] [12] [13]	101 010 000	110	100	0 00000001111 100	000011	Sw \$4, 3(\$6) J 15 Div \$4, \$2, \$3
[11] [12] [13] [14]	101 010 000 000	110 010 111	100 000 011 000	0 00000001111 100 000	000011 0110 1000	Sw \$4, 3(\$6) J 15 Div \$4, \$2, \$3 Jr \$7
[11] [12] [13] [14] [15]	101 010 000 000	110 010 111 000	100 000 011 000	0 00000001111 100 000	000011 0110 1000 0000	Sw \$4, 3(\$6) J 15 Div \$4, \$2, \$3 Jr \$7 Add \$0, \$0, \$0
[11] [12] [13] [14] [15] [16]	101 010 000 000 000 000	110 010 111 000 000	100 000 011 000 000	0 000000001111 100 000 000	000011 0110 1000 0000	Sw \$4, 3(\$6) J 15 Div \$4, \$2, \$3 Jr \$7 Add \$0, \$0, \$0 Add \$0, \$0, \$0
[11] [12] [13] [14] [15] [16] [17]	101 010 000 000 000 000 000	010 010 111 000 000	100 000 011 000 000 000	00000001111 100 000 000 000	000011 0110 1000 0000 0000	Sw \$4, 3(\$6) J 15 Div \$4, \$2, \$3 Jr \$7 Add \$0, \$0, \$0 Add \$0, \$0, \$0 Add \$0, \$0, \$0
[11] [12] [13] [14] [15] [16] [17] [18]	101 010 000 000 000 000 000 000	010 010 111 000 000 000	100 000 011 000 000 000 000	00000001111 100 000 000 000 000	000011 0110 1000 0000 0000 0000	Sw \$4, 3(\$6) J 15 Div \$4, \$2, \$3 Jr \$7 Add \$0, \$0, \$0 Add \$0, \$0, \$0 Add \$0, \$0, \$0 Add \$0, \$0, \$0