

```
📙 inverter_v 🗵 📙 inverter_tb,v 🗵
       `timescale lus/lus
       module inverter tb();
         reg a;
         wire z;
 5
 6
         inv u1(a,z);
 8
         initial begin
 9
           a = 0;
10
           #100 $finish;
11
         end
12
13
         always begin
14
           #10 a = ~a;
15
         end
16
17
         initial begin
18
           $dumpfile("output.vcd");
           $dumpvars(0);
19
20
         end
       endmodule
```

