논리회로설계 (COMP311004) HW_3

2019112130 최부광

Source code	0
Waveform	0
Text proof	Х

1. Source code

- 1 bit adder

```
add1.v  add4.v  add4_tb.v  a
```

- 4 bit adder

```
🔚 add1,v 🗵 📙 add4,v 🗵 📙 add4_tb,v 🗵
      module add4(a,b,s,cout);
  2
        input [3:0]a;
  3
         input [3:0]b;
  4
        output [3:0]s;
  5
         output cout;
  6
  7
         add1 b0(a[0], b[0], 1'b0, s[0], q); // LSB
  8
         add1 b1(a[1], b[1], q, s[1], w);
 9
         add1 b2(a[2], b[2], w, s[2], e);
         add1 b3(a[3], b[3], e, s[3], cout); // MSB
10
       endmodule
11
```

- Testbench

```
📙 add1,v 🗵 📙 add4,v 🗵 📙 add4_tb,v 🗵
       `timescale 1us/1us
      module add4 tb();
        reg [3:0]a;
                           // 4-bit reg vector
  4
        reg [3:0]b;
                           // 4-bit reg vector
  5
        wire [3:0]s 2130; // 4-bit wire vector
                           // scalar wire
         wire cout;
  7
  8
         add4 half(a,b,s 2130,cout);
  9
         initial begin
                         // create output file
 10
11
          $dumpfile("output.vcd");
12
          $dumpvars(0);
13
         end
14
         initial begin
 15
          a = 4'b00000;
 16
 17
          b = 4'b00000;
 18
         end
 19
 20
         always
 2.1
          #1 a = Surandom %16;
                                   // a에 4-bit random value 할당
 22
23
         always
 24
           #1 b = \$urandom\$16;
                                   // b에 4-bit random value 할당
25
 26
         always
27
          #30 $finish;
 28
 29
       endmodule
```

논리회로설계 (COMP311004) HW_3

2019112130 최부광

Source code	0
Waveform	0
Text proof	Χ

2. Waveform

