


Motivation




- Efficient as datapath architectures ✓
- Flexible as FPGAs ✓
- Communicates at word level ✓
- Computes using efficient FUs ✓
- Regular-shaped and homogenous ✗
- Doesn't fit HPC data patterns ✗

Example:

- HW underutilization of top right PE & bottom left PE
- Oblivious compiler to data access patterns
- Much complex search space

Generally, it applies to:

- Interconnects
- Memory and registers structure
- Functional units operations




➔ **Poor hardware reuse & Increased deployment effort**


Related Work & Proposed Approach

	HW optimization	SW optimization	Overlay Generation	Multi-targeting
REVAMP, ASPLOS'22	+	-	-	+
FlexC, ArXiv'23	-	+	-	+
OverGen, Micro'22	±	±	+	-
This work	+	+	+	+

Tab. 1: Comparison with Related Work



Preliminary Results



8-lane SIMD core/PE
32KB SPM/PE

