


Nicotb Tutorial

謝汶聰
2021-08-03

Introduction


- Developed by johnjohnlin.
- Provide Python-Verilog (ncverilog) co-simulation



Advantages

- Dynamic golden pattern
- Have access to useful packages in Python (e.g. Numpy, Torch, matplotlib...)
- Used to verify **MERIT**

Overview



模擬前準備

- Design



Geofence.v

檔名必須一致

- Simulation



Geofence_test.py



Geofence_test.sv



Makefile

加上_test

以上規則寫在makefile內

範例design

```
module Geofence ( clk,reset,X,Y,R,valid,is_inside);  
input clk;  
input reset;  
input [9:0] X;  
input [9:0] Y;  
input [10:0] R;  
output valid;  
output is_inside;  
reg valid;  
reg is_inside;
```

_test.sv overview

- 如一般的testbench
- 只需控制clock, reset
- dut的I/O在_test.py中控制

```
1  `timescale 1ns/10ps
2  `include "Geofence.v"
3  `define CYCLE      50 .0
4
5  module Geofence_test;
6
7  logic clk, rst;
8  `Neg(rst_out, rst)
9  `NegIf(ck_ev, clk, ~rst)
10 `WithFinish
11
12 Geofence dut(.clk(clk), .reset(rst));
13
14 always begin #(`CYCLE/2) clk = ~clk; end
15 initial begin
16     `ifdef DUMP
17         $fsdbDumpfile("Geofence_test.fsdb");
18         $fsdbDumpvars(0, Geofence_test, "+mda");
19     `endif
20     `ifdef SYN
21         $sdf_annotate(`SDFFILE, dut);
22     `endif
23     clk = 0;
24     rst = 0;
25     #1 $NicotbInit();
26     @(posedge clk); #2 rst = 1'b1;
27     #(`CYCLE*2);
28     @(posedge clk); #2 rst = 1'b0;
29     #200000000 $display("Timeout");
30     $NicotbFinal();
31     $finish;
32 end
33 endmodule
```

_test.sv-宣告

- Timescale
- Include design
- Clock cycle
- 宣告clock, reset訊號 (其他IO在_test.py)
- 宣告dut
- 宣告Clock, Reset的Event

```
1 `timescale 1ns/10ps
2 `include "Geofence.v"
3 `define CYCLE      50 .0
4
5 module Geofence_test;
6
7 logic clk, rst;
8 `Neg(rst_out, rst)
9 `NegIf(ck_ev, clk, ~rst)
10 `WithFinish
11
12 Geofence dut[.clk(clk), .reset(rst)];
13
14 always begin #(`CYCLE/2) clk = ~clk; end
```


_test.sv-宣告Event

在_test.py中會等待event觸發
需要是這一層的訊號才能宣告event

- `Pos / `Neg(event名稱, verilog訊號)

通常用來宣告reset event

在verilog訊號正/負緣時觸發_test.py中的event

- `PosIf / `NegIf(event名稱, verilog訊號, 條件)

在verilog訊號正/負緣時檢查有無滿足條件再觸發event

- `WithFinish

```
1  `timescale 1ns/10ps
2  `include "Geofence.v"
3  `define CYCLE      50 .0
4
5  module Geofence_test;
6
7  logic clk, rst;
8  `Neg(rst_out, rst)
9  `NegIf(ck_ev, clk, ~rst)
10 `WithFinish
11
12 Geofence dut[.clk(clk), .reset(rst)];
13
14 always begin #(`CYCLE/2) clk = ~clk; end
```

奇怪的MACRO都宣告在
/opt/nicotb/lib/verilog/Utils.sv

_test.sv-reset & clock event

- reset event

```
8  `Neg(rst_out, rst)
```



Active high用`Pos
Active low用`Neg

- Clock event

```
`NegIf(ck_ev, clk, ~rst)
```



正緣給値用`Pos
負緣給値用`Neg

Synchronous reset用`Pos/`Neg

ASynchronous reset用`PosIf/`NegIf



Active high寫rst
Active low寫~rst

_test.sv-内容

- DUMP波型
- 控制clock, reset
- Timeout

```
15  initial begin
16      `ifdef DUMP
17          $fsdbDumpfile("Geofence_test.fsdb");
18          $fsdbDumpvars(0, Geofence_test, "+mda");
19      `endif
20      `ifdef SYN
21          $sdf_annotate(`SDFFILE, dut);
22      `endif
23      clk = 0;
24      rst = 0;
25      #1 $NicotbInit();
26      @(posedge clk); #2 rst = 1'b1;
27      #(`CYCLE*2);
28      @(posedge clk); #2 rst = 1'b0;
29      #200000000 $display("Timeout");
30      $NicotbFinal();
31      $finish;
32  end
33  endmodule
```

_test.py overview

- 準備input & 算golden pattern
- Master
 - 根據dut的反應傳送input data
- Slave
 - 收集dut的output
- Scoreboard
 - 對答案

需要寫的部分
寫在main()

```
7 > def main(): ...  
137  
138  ✓ RegisterCoroutines([  
139     |     main(),  
140     |])
```

_test.py-import & data

- Import要用的package (numpy) 或自己的code (如behavior model)

```
1 from nicotb import *
2 from nicotb.utils import Scoreboard, BusGetter, Stacker
3 from nicotb.protocol import OneWire, TwoWire
4 from nicotb.primitives import JoinableFork
5 import numpy as np
```

- 準備input & 算golden pattern

```
# prepare golden data
with open('../grad.data') as f:
    golden = f.readlines()
golden = np.char.rstrip(golden).reshape(-1,7)
N = golden.shape[0]
is_inside_golden = np.stack(np.char.split(golden[:,0], " "),axis=1)[-1].astype(np.int32).reshape(-1,1)
input_golden = np.stack(np.char.split(golden[:,1:].reshape(-1)," "),axis=0).astype(np.int32).reshape(-1,6,3)
```

決定總共有幾筆資料

_test.py-宣告bus

- 利用CreateBuses()

Python的變數
(numpy array)

Verilog的訊號

```
22 (
23     input_bus,
24     valid,
25     is_inside
26 ) = CreateBuses([
27     (
28         ("dut", "X"),
29         ("dut", "Y"),
30         ("dut", "R"),
31     ),
32     ("", "val"),
33     ("dut", "is_inside"),
34 ])
```

把訊號包成bus

```
module Geofence ( clk,reset,X,Y,R,valid,is_inside);
input clk;
input reset;
input [9:0] X;
input [9:0] Y;
input [10:0] R;
output valid;
output is_inside;
reg valid;
reg is_inside;
```

訊號名字

訊號的階層
如dut.u1.u2.u3

若在_test.sv則可以寫“”

_test.py-宣告bus

- 二維array範例

```
27 (
28     rgb_rdy, rgb_ack,
29     coeffs_rdy, coeffs_ack,
30     y_rdy, y_ack,
31     u_rdy, u_ack,
32     v_rdy, v_ack,
33     rgb_data,
34     coeffs_data,
35     y_data,
36     u_data,
37     v_data
38 ) = CreateBuses([
39     ("dut", "rgb_rdy"),),
40     ("dut", "rgb_ack"),),
41     ("dut", "coeffs_rdy"),),
42     ("dut", "coeffs_ack"),),
43     ("dut", "y_rdy"),),
44     ("dut", "y_ack"),),
45     ("dut", "u_rdy"),),
46     ("dut", "u_ack"),),
47     ("dut", "v_rdy"),),
48     ("dut", "v_ack"),),
49     ("dut", "rgb_data", (3,)),),
50     ("dut", "coeffs_data", (9,)),),
51     ("dut", "y_data"),),
52     ("dut", "u_data"),),
53     ("dut", "v_data"),),
54 ])
```

```
7 input logic [7:0] rgb_data [3],
8 // Coefficients (signed)
9 input logic coeffs_rdy,
10 output logic coeffs_ack,
11 input logic [8:0] coeffs_data [9],
```

_test.py-bus讀寫

- Bus.value : bus現在的值 (numpy array)

- Write

每次寫新的值
都要.Write()

```
input_bus.Write()  
np.copyto(input_bus.X.value, X_golden)
```

指定bus中的其中1條訊號

Numpy array

- Read

每次讀
都要.Read()

```
valid.Read()  
while not valid.value:
```

Bus.value會回傳bus現在的值

_test.py-宣告event

- 利用CreateEvents()

```
# Construct clock and reset event  
rst_out_ev, ck_ev = CreateEvents(["rst_out", "ck_ev"])
```

↑
Python event名字

↑
verilog event名字

宣告隱藏在_test.sv這兩行中:

```
8 `Neg(rst_out, rst)  
9 `Negf(ck_ev, clk, ~rst)
```

_test.py-等待event發生

- 利用yield

程式執行到yield會等event發生才往下執行
在_test.sv宣告event時決定正 or 負緣

```
yield rst_out_ev  
yield ck_ev
```

»

```
@(posedge rst)  
@(posedge clk)
```

_test.py-event範例

```
valid.Read()  
while not valid.value:  
    yield ck_ev  
    valid.Read()
```

≈

```
val_ev = CreateEvent("val_ev")  
yield val_ev
```

_test.py-Master


根據dut反應傳送input data

有A/B 的機率會傳valid / ack

- Two Wire

```
master = TwoWire.Master(rgb_rdy, rgb_ack, rgb_data, A=1, B=2, ck_ev)
```

Handshake or 2-wire interface. A rdy signal is used to indicate whether the bundled data is valid at this clock, but an extra ack signal is used to hold the data until ack is asserted. In AXI bus protocol, it is known as the ready/valid pair of both address and data channels. Sometimes hardware designers might require ack to be de-asserted when rdy is de-asserted.




_test.py-Master

根據dut反應傳送input data

- One Wire

```
master = OneWire.Master(valid, input_bus, ck_ev)
```


Stream or 1-wire interface. A valid signal is used to indicate whether the bundled data is valid at this clock.



_test.py-Master

根據dut反應傳送input data

- Custom



```
# MANUALLY send to dut
def custom_master():
    for X_golden,Y_golden,R_golden in obj:
        input_bus.Write()
        np.copyto(input_bus.X.value, X_golden)
        np.copyto(input_bus.Y.value, Y_golden)
        np.copyto(input_bus.R.value, R_golden)
        yield ck_ev

    yield ck_ev
    valid.Read()
    while not valid.value:
        yield ck_ev
        valid.Read()
    pass
    yield ck_ev # prevents new input coming in while valid is True
```

```
for obj in input_golden:
    yield from custom_master()
```

執行custom_master()時每到yield時就跳出程式
回到_test.sv

_test.py-Slave

根據dut反應收集output

- Two Wire
- One Wire
- Custom

```
slavey = TwoWire.Slave(y_rdy, y_ack, y_data, ck_ev, A=1, B=2, callbacks=[bgy.Get])
```

_test.py-Slave

根據dut反應收集output

- One Wire

```
58 slave = OneWire.Slave(valid, is_inside, ck_ev, callbacks=[bg.Get])
```

Output bus

對答案用

Output data的valid bus

Event 觸發時再收data

如果很多output訊號要對答案
就宣告很多組
但scoreboard只需一個

_test.py-對答案

Scoreboard, gettest, stacker, busgetter

```
59 # Initialization
60 # Mostly you only need to change the size of Stacker
61 scb = Scoreboard("Rgb2Yuv")
62 testy = scb.GetTest("Y")
63 testu = scb.GetTest("U")
64 testv = scb.GetTest("V")
65 sty = Stacker(N, callbacks=[testy.Get])
66 stu = Stacker(N, callbacks=[testu.Get])
67 stv = Stacker(N, callbacks=[testv.Get])
68 bgy = BusGetter(callbacks=[sty.Get])
69 bgu = BusGetter(callbacks=[stu.Get])
70 bgv = BusGetter(callbacks=[stv.Get])
71
```

總共幾筆data要對答案
在產生input時決定

```
41 # Initialization
42 # Mostly you only need to change the size of Stacker
43 scb = Scoreboard("Geofence")
44 test = scb.GetTest("is_inside")
45 st = Stacker(N, callbacks=[test.Get])
46 bg = BusGetter(callbacks=[st.Get])
47
66 # Check the data at slave.
67 # This create a tuple of N.
68 # TODO
69
70 test.Expect((is_inside_golden,))
71
```

Scoreboard大標題

Scoreboard小標題

填入golden pattern

_test.py-結束模擬

確定dut的output和golden pattern的數量一致

```
133     assert st.is_clean  
134     FinishSim()
```

makefile

用來執行command line

如ncverilog _test.sv design.v

大部分不須更動

開始模擬:

```
# wthsieh @ Media11 in ~/...
$ make geofence
```

```
5  \ ifdef SYN
6      SFLAG+=define+SYN +ncmaxdelays
7      TSMC13=-v $(TSMC13DIR)/Verilog/tsmc13.v
8  \ endif
9
10 \ ifdef DUMP
11     DFLAG+=define+DUMP
12 \ endif
13
14 \ geofence:
15     make COVERAGE=$(COV) ARGS="$(DFLAG) $(SFLAG)" Geofence
```

ncverilog的argument
有需要自己加

Design的檔名

```
38  \ %: %_test.sv $(NICOTB)/cpp/nicotb.so
39      $(eval TOP=$(if $(TOPMODULE),$(TOPMODULE),$_test))
40      LD_PRELOAD=$(LD_PRELOAD) \
41      TEST=$(if $(TEST),$(TEST),$_test) \
42      TOPMODULE=$(TOP) \
43      PYTHONPATH=$(NICOTB)/python:. \
44      $(TRUN) +access+rw -loadvpi $(NICOTB)/cpp/nicotb.so:VpiBoot \
45      +incdir+../design/ \
46      +incdir+../syn/ \
47      $(if $(COVERAGE),-covoverwrite -coverage block -covtest $(TOP) -covdut $(TOP),) \
48      $(ARGS) $(NICOTB)/verilog/Utils.sv $(TSMC13) $<
49
```

Search range

makefile

可以用同一份makefile控制很多要測的module

```
10  top:
11      make COVERAGE=$(COV) ARGS="$(VFLAG)" Rgb888ToYuv422
12
13  downsample:
14      make COVERAGE=$(COV) ARGS="$(VFLAG)" Downsample
15
16  coeff_col:
17      make COVERAGE=$(COV) ARGS="$(VFLAG)" CoeffCollect
18
19  rgb2yuv:
20      make COVERAGE=$(COV) ARGS="$(VFLAG)" RgbToYuv
```

結果

- Pass

```
=====
Scoreboard Reports
=====
Status of [is_inside]: (correct/error): 1/0
PASS
-----
Simulation complete via $finish(1) at time 60202 NS + 1
./Geofence_test.sv:24 `WithFinish
ncsim> exit
make[1]: Leaving directory '/home/wthsieh/ICCon/2021_crush_co
```

硬體執行時間

- Timeout

```
Timeout
=====
Scoreboard Reports
=====
There are still 1 values in expecting queue of [is_inside]
Status of [is_inside]: (correct/error): 0/0
FAIL
-----
Simulation complete via $finish(1) at time 20212 NS + 0
./Geofence_test.sv:40 $finish;
ncsim> exit
make[1]: Leaving directory '/home/wthsieh/ICCon/2021_crush_course/sim'
```

結果

- Fail

```
Pair 0 not equal.  
Expected:  
[[1]  
[0]  
[0]  
[1]  
[1]  
[0]  
[0]  
[0]  
[1]  
[0]  
[1]  
[1]  
[0]  
[1]  
[0]  
[0]  
[0]  
[1]
```

```
Got:  
[[1]  
[0]  
[0]  
[0]  
[0]  
[0]  
[0]  
[0]  
[0]  
[0]  
[0]  
[0]  
[0]  
[0]  
[0]  
[0]  
[0]  
[0]
```

Gate-level or post-layout 模擬

- _test.sv

Clock event換成有delay的版本

Annotate SDF

```
17    `NegIfDelayed(ck_ev, clk, ~rst, 1)
```

Delay 1 ns再觸發event



- Comment line

加上ncverilog的argument

```
# wthsieh @ Media11 in ~/ICCon/2021_cr
$ make geofence SYN=True DUMP=True
```

Conclusion

- Use nicotb only when the module is large.

Reference

- <https://johnjohnlin.github.io/nicotb/>
- 洋彬