
# **Nicotb Tutorial**

謝汶璁 2021-08-03


#### Introduction

- Developed by johnjohnlin.
- Provide Python-Verilog (ncverilog) co-simulation



# Advantages

- Dynamic golden pattern
- Have access to useful packages in Python (e.g. Numpy, Torch, matplotlib...)
- Used to verify MERIT




#### 模擬前準備

Design



檔名必須一致

Simulation



以上規則寫在makefile內

# 範例design

```
module Geofence ( clk,reset,X,Y,R,valid,is_inside);
input clk;
input reset;
input [9:0] X;
input [9:0] Y;
input [10:0] R;
output valid;
output is_inside;
reg valid;
reg is_inside;
```

#### \_test.sv overview

- 如一般的testbench
- ■只需控制clock, reset
- dut的I/O在\_test.py中控制

```
`timescale 1ns/10ps
     `include "Geofence.v"
     `define CYCLE
                        50 .0
     module Geofence_test;
     logic clk, rst;
     `Neg(rst_out, rst)
     `NegIf(ck_ev, clk, ~rst)
     `WithFinish
11
     Geofence dut(.clk(clk), .reset(rst));
13
     always begin #(`CYCLE/2) clk = ~clk; end
15 v initial begin
         `ifdef DUMP
17
             $fsdbDumpfile("Geofence_test.fsdb");
             $fsdbDumpvars(0, Geofence test, "+mda");
18
19
          `endif
         `ifdef SYN
21
             $sdf annotate(`SDFFILE, dut);
          `endif
22
23
         clk = 0;
         rst = 0;
         #1 $NicotbInit();
25
         @(posedge clk); #2 rst = 1'b1;
27
         #(`CYCLE*2);
         @(posedge clk); #2 rst = 1'b0;
         #200000000 $display("Timeout");
29
         $NicotbFinal();
         $finish;
31
     end
     endmodule
```

#### \_test.sv-宣告

- Timescale
- Include design
- Clock cycle
- 宣告clock, reset訊號 (其他IO在 \_test.py)
- 宣告dut
- 宣告Clock, Reset的Event

#### \_test.sv-宣告Event

在\_test.py中會等待event觸發 需要是這一層的訊號才能宣告event

- Pos / `Neg(event名稱, verilog訊號)
   通常用來宣告reset event
   在verilog訊號正/負緣時觸發\_test.py中的event
- `Poslf / `Neglf(event名稱, verilog訊號, 條件) 在verilog訊號正/負緣時檢查有無滿足條件再觸發event
- WithFinish

#### \_test.sv-reset & clock event

reset event

8 `Neg(rst\_out, rst)



Active high用`Pos Active low用`Neg Clock event

`NegIf(ck\_ev, clk, ~rst)



正緣給值用`Pos

負緣給值用`Neg

Synchronous reset用`Pos/`Neg

ASynchronous reset用`Poslf/`NegIf

Media IC & System Lab

Active high寫rst

Active low寫~rst

#### \_test.sv-內容

- DUMP波型
- 控制clock, reset
- Timeout

```
initial begin
         `ifdef DUMP
             $fsdbDumpfile("Geofence_test.fsdb");
             $fsdbDumpvars(0, Geofence_test, "+mda");
18
19
         `endif
         `ifdef SYN
             $sdf_annotate(`SDFFILE, dut);
21
         `endif
22
         clk = 0;
         rst = 0;
         #1 $NicotbInit();
25
         @(posedge clk); #2 rst = 1'b1;
27
         #(`CYCLE*2);
         @(posedge clk); #2 rst = 1'b0;
         #200000000 $display("Timeout");
29
         $NicotbFinal();
31
         $finish;
     endmodule
```

### \_test.py overview

- 準備input & 算golden pattern
- Master
  - ■根據dut的反應傳送input data
- Slave
  - 收集dut的output
- Scoreboard
  - ■對答案

需要寫的部分 寫在main()

### \_test.py-import & data

Import要用的package (numpy) 或自己的code (如behavior model)

```
from nicotb import *

from nicotb.utils import Scoreboard, BusGetter, Stacker

from nicotb.protocol import OneWire, TwoWire

from nicotb.primitives import JoinableFork

import numpy as np
```

準備input & 算golden pattern

# \_test.py-宣告bus

■ 利用CreateBuses()

Python的變數 (numpy array) 25 26

Verilog的訊號

```
input_bus,
                                                     module Geofence (
            valid,
            is_inside
                                    把訊號包成bus
          = CreateBuses([
                ("dut", "X"),
                ("dut", "Y"),
                ("dut", "R"),
30
31
            (("", "val"),),
32
            (("dut", "is_inside"),),
33
34
                            訊號名字
         訊號的階層
```

```
module Geofence ( clk,reset,X,Y,R,valid,is_inside);
input clk;
input reset;
input [9:0] X;
input [9:0] Y;
input [10:0] R;
output valid;
output is_inside;
reg valid;
reg is_inside;
```

若在\_test.sv則可以寫""

如dut.u1.u2.u3

# \_test.py-宣告bus

■ 二維array範例

```
rgb_rdy, rgb_ack,
   coeffs_rdy, coeffs_ack,
   y_rdy, y_ack,
   u_rdy, u_ack,
   v_rdy, v_ack,
   rgb_data,
   coeffs data,
   y_data,
   u_data,
   v_data
) = CreateBuses([
   (("dut", "rgb_rdy"),),
   (("dut", "rgb_ack"),),
   (("dut", "coeffs_rdy"),),
   (("dut", "coeffs_ack"),),
   (("dut", "y_rdy"),),
   (("dut", "y_ack"),),
   (("dut", "u_rdy"),),
   (("dut", "u_ack"),),
   (("dut", "v_rdy"),),
   (("dut", "v_ack"),),
   (("dut", "rgb_data", (3,)),),
   (("dut", "coeffs_data", (9,)),),
   (("dut", "y_data"),),
   (("dut", "u_data"),),
   (("dut", "v_data"),),
```

```
input logic [7:0] rgb_data [3],

// Coefficients (signed)

input logic coeffs_rdy,


cutput logic coeffs_ack,

input logic [8:0] coeffs_data [9],
```

# \_test.py-bus讀寫

Bus.value: bus現在的值 (numpy array)





# \_test.py-宣告event

利用CreateEvents()



# \_test.py-等待event發生

利用yield

程式執行到yield會等event發生才往下執行 在\_test.sv宣告event時決定正 or 負緣

yield rst\_out\_ev
yield ck\_ev

 $\mathbb{Z}$ 

- @(posedge rst)
- @(posedge clk)

# \_test.py-event範例

```
valid.Read()
while not valid.value:
    yield ck_ev
    valid.Read()
```

val\_ev = CreateEvent("val\_ev")
yield val\_ev

# \_test.py-Master


根據dut反應傳送input data

有A/B 的機率會傳valid / ack

Two Wire

master = TwoWire.Master(rgb\_rdy, rgb\_ack, rgb\_data, A=1,B=2, ck\_ev)

**Handshake or 2-wire interface**. A rdy signal is used to indicate whether the bundled data is valid at this clock, but an extra ack signal is used to hold the data until ack is asserted. In AXI bus protocol, it is known as the ready/valid pair of both address and data channels. Sometimes hardware designers might require ack to be de-asserted when rdy is de-asserted.




# \_test.py-Master

根據dut反應傳送input data

One Wire


master = OneWire.Master(valid, input\_bus, ck\_ev)

**Stream or 1-wire interface**. A valid signal is used to indicate whether the bundled data is valid at this clock.



#### \_test.py-Master

根據dut反應傳送input data



Custom

```
# MANUALLY send to dut
def custom master():
    for X_golden,Y_golden,R_golden in obj:
        input bus.Write()
        np.copyto(input_bus.X.value, X_golden)
        np.copyto(input_bus.Y.value, Y_golden)
        np.copyto(input_bus.R.value, R_golden)
        yield ck_ev
   yield ck_ev
    valid.Read()
   while not valid.value:
        yield ck_ev
        valid.Read()
        pass
   yield ck_ev # prevents new input coming in while valid is True
```

# \_test.py-Slave

根據dut反應收集output


- Two Wire slavey = TwoWire.Slave(y\_rdy, y\_ack, y\_data, ck\_ev, A=1, B=2, callbacks=[bgy.Get])
- One Wire
- Custom

# \_test.py-Slave

根據dut反應收集output

One Wire

58



Event 觸發時再收data



# \_test.py-對答案

Scoreboard, gettest, stacker, busgetter

```
# Initialization
scb = Scoreboard("Rgb2Yuv")
testy = scb.GetTest("Y")
testu = scb.GetTest("U")
testv = scb.GetTest("V")
sty = Stacker(N, callbacks=[testy.Get])
stu = Stacker(N, callbacks=[testu.Get])
stv = Stacker(N, callbacks=[testv.Get])
bgy = BusGetter(callbacks=[sty.Get])
bgu = BusGetter(callbacks=[stu.Get])
bgv = BusGetter(callbacks=[stv.Get])
```

```
# Initialization
                                # Mostly you only need to change the size of Stacker
                       42
總共幾筆data要對答案
                                scb = Scoreboard("Geofence") 
                                                                                          Scoreboard大標題
在產生input時決定
                                test = scb.GetTest("is inside")
                                                                                             Scoreboard小標題
                                st = Stacker(N, callbacks=[test.Get])
                                bg = BusGetter(callbacks=[st.Get])
                               # Check the data at slave.
                       67
                               # This create a tuple of N.
                               # TODO
                                                                                        填入golden pattern
                               test.Expect((is inside golden,))
```

# \_test.py-結束模擬

確定dut的output和golden pattern的數量一致

```
133 assert st.is_clean
134 FinishSim()
```

#### makefile

用來執行command line 如ncverilog\_test.sv design.v ....

大部分不須更動

#### 開始模擬:

```
# wthsieh @ Mediall in ~/:
$ make geofence
```

```
ifdef SYN

SFLAG=+define+SYN +ncmaxdelays

TSMC13=-v $(TSMC13DIR)/Verilog/tsmc13.v
endif

ifdef DUMP
DFLAG=+define+DUMP
endif

pendif

geofence:

make COVERAGE=$(COV) ARGS="$(DFLAG) $(SFLAG)" Geofence
```

#### makefile

#### 可以用同一份makefile控制很多要測的module

```
top:
         make COVERAGE=$(COV) ARGS="$(VFLAG)" Rgb888ToYuv422
11
12
13
     downsample:
         make COVERAGE=$(COV) ARGS="$(VFLAG)" Downsample
14
15
     coeff_col:
17
         make COVERAGE=$(COV) ARGS="$(VFLAG)" CoeffCollect
18
     rgb2yuv:
19
         make COVERAGE=$(COV) ARGS="$(VFLAG)" RgbToYuv
```

#### 結果

Pass

```
Scoreboard Reports

Status of [is_inside]: (correct/error): 1/0

PASS

G體執行時間

Simulation complete via $finish(1) at time 60202 NS + 1

./Geofence_test.sv:24 `WithFinish

ncsim> exit

make[1]: Leaving directory '/home/wthsieh/ICCon/2021_crush_co
```

#### Timeout

#### 結果

Fail

```
Pair 0 not equal.

Expected:
[[1]
  [0]
  [0]
  [1]
  [0]
  [0]
  [0]
  [1]
  [0]
  [1]
  [0]
  [1]
  [0]
  [1]
  [0]
  [1]
  [0]
  [1]
  [0]
  [1]
  [0]
  [1]
  [0]
  [1]
  [0]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
  [1]
```

```
Got:
[[1]
 [0]
 [0]
 [0]
 [0]
 [0]
 [0]
 [0]
 [0]
 [0]
 [0]
 [0]
 [0]
 [0]
 [0]
```

### Gate-level or post-layout 模擬

Delay 1 ns再觸發event

31

\_test.sv

Clock event換成有delay的版本 Annotate SDF `NegIfDelayed(ck\_ev, clk, ~rst, 1)

Comment line加上ncverilog的argument

```
# wthsieh @ Mediall in ~/ICCon/2021_cr
$ make geofence SYN=True DUMP=True
```

Media IC & System Lab

17

#### Conclusion

Use nicotb only when the module is large.

#### Reference

- https://johnjohnlin.github.io/nicotb/
- 洋彬