

QICK PROCESSOR

tProcessor V2

Technical Reference Manual





Table of Contents

1	Introd	uction	4
2	The qi	ck_processor	5
	2.1 Inte	rfaces	7
	2.2 Tim	ing & Dispatcher	7
	2.3 AXI	Registers	9
		tproc_ctrl	
	2.3.2	tproc_cfg	9
	2.3.3	core_cfg	10
	2.3.4	src_dt	10
	2.4 Cor	e-Registers	11
	2.4.1	DREG : Data Registers	12
	2.4.2	SREG : Special Function Registers	12
	2.4.3	WREG : Wave Param Registers	16
	2.5 Cor	e -Memory	17
	2.5.1	PMEM > Program Memory	18
		DMEM > Data Memory	
	2.5.3	WMEM > Wave Param Memory	18
	2.6 Qicl	< Ports	20
		Output Ports	
	2.6.2	Input Ports	21
		Sync Signal	
	2.7 Peri	pherals	22
	2.7.1	Internal Peripherals	22
	2.7.2	External Peripherals	23
	2.8 Con	trol the qick_processor	25
3	The Si	gnal Generator	7
4	Instru	ction Set	8
	4.1 Sum	nmary	28
	4.2 Inst	ructions options	29
	4.2.1	ALU Operation < -op >	29
	4.2.2	Update Flag < -uf >	30
	4.2.3	Conditional Execution < -if() >	30
	4.2.4	Dual Task Instructions. < -wr(), -wp(), -ww >	31

5	Assem	bler	34
	5.1 Stat	ements	34
	5.2 Lab	els	34
	5.3 Dire	ctives	34
	5.4 Ma	chine instruction Syntax	35
	5.4.1	Operands	36
	5.4.2	Addressing modes	36
	5.4.3	Instruction description	36
	5.5 Inst	ruction Description	37
	5.5.1	Configuration Instructions.	
	5.5.2	Register Instructions	39
	5.5.3	Memory Instructions	41
	5.5.4	Port Instructions	43
	5.5.5	Branch Instructions	45
	5.5.6	Peripherals Control Instruction	46
	5.5.7	Multi Instruction Commands	
6	Pytho	n Interface	51
	6.1 LAB	ELS	52
7	Archit	ecture details	54
	7.1.1	Core Control	54
	7.1.2	Time Control	
	7.1.3		
	7.2 Rea	ding PORTS	57
	7.3 Pipe	eline Stages	58
		ards	
	7.5 Clo	k Information	59
	7.6 Sign	als Names and Convention	59
	7.7 FIF) Selections	59
8	Debug	ging	62
	Debuggi	ng	66
	8.1 Add	itional Info to be added and taken into account	71

1 Introduction

The qick_processor is a custom 32-bit data, 72-bit instruction processor specifically designed for generating timed waveforms, handling data, and triggering events. Figure 1: qick_processor Block Diagram, shows a block diagram of the processor, composed of two main blocks the core, and the dispatcher.




Figure 1: qick_processor Block Diagram

The core serves as the processing unit responsible for executing the program, enabling users to define waveforms and determine output timing. The Dispatcher writes the waveform within the specified time frame.

The qick_processor is compatible with Signal Generators (INT, Mux, and SGV6) for waveform generation and output.

This version is provided with special features including:


- Multiplication Unit (FPGA DSP): Performs the operation (D±A)*B±C in 2 clock cycles.
- Division Unit (Custom): Provides the quotient and remainder of an integer division in 32 clock cycles.
- Pseudo Random Number Generator (LFSR): Utilizes a Configurable Linear Feedback Shift Register to generate 32-bit pseudorandom numbers.
- Nested CALL functions: Supports nesting up to 256 function calls.
- Debugging Capabilities: Offers step-by-step execution, time stepping, core stepping, status reading, and debug signals.

The qick_processor provides three groups of output ports:

- Four 32-bit Data Ports (DPORT)
- Thirty-two Trigger Output ports (TRIG)
- Sixteen Analog Wave Ports (WPORT)

2 THE QICK_PROCESSOR

The qick_processor is a custom 32-bit data, 72-bit instruction processor specifically designed for generating timed



waveforms, handling data, and triggering events.

Figure 1: qick_processor Block Diagram, shows a block diagram of the processor.

The core (CORE) is composed of 2 main blocks, the Processing unit (CORE_CPU) and the Memory Unit(CORE_MEM). The processing Unit (CORE_CPU) is a 5-stages pipeline Harvard architecture executing one instruction per clock cycle. Each instruction can make a Register, Port, Memory or Branch operation. The processor with 18 instructions, is optimized to execute multiple operations in one instruction. This core version of has no interrupts nor data stack. It has a PC-Stack that enable to nest up to 256 function CALLS. The core also contains a Pseudo Random Number Generator (LFSR), that utilizes a Configurable Linear Feedback Shift Register to generate 32-bit pseudorandom numbers.

The Memory Unit (CORE_MEM) is comprised of a control block and three distinct memory components: the Program Memory (PMEM), a 72-bit memory for storing instructions; the Data Memory (DMEM), a 32-bit memory for user data storage; and the WaveParam Memory (WMEM), a 168-bit memory for storing waveform parameters to be written to the Analog Wave Ports (WPORT)

The Dispatcher (DISPATCHER) is responsible for the timely port signal output. It comprises three FIFOs (Wave, Trigger, and Data), in addition to a set of comparators. Each FIFO holds specific information for output along with designated time. The Dispatcher continuously compares the current time with the scheduled time in the FIFO. Upon reaching the designated time, the Dispatcher updates the Port with the new data.

The AXI stream interface is monitored by a block (DPORT_IN Register) that every time a new data is received, it stores it and update a status bit in the SREG (Special Function Register) s_status.

The qick_processor contains a set of AXI Registers (PROC_xREG) that can be Read and write throu a AXI-Lite interface.

The Advance arithmetic Unit (ARITH) is a FPGA DSP that Performs the operation (D±A)*B±C in 2 clock cycles.

The Division Unit (DIVIDER) is a Custom block that provides the quotient and remainder of an integer division in 32 clock cycles.





Figure 2: tProcessor-V2 Block Diagram

The output waveform is defined using a 168-bit register for waveform parameters and a 48-bit register for writing time. The WaveParam register consists of six parameters: Frequency (32 bits), Phase (32 bits), Gain (32 bits), Envelope Starting Address (24 bits), Envelope Length (32 bits), and Wave configuration (16 bits).

Users can store sets of WaveParam in the WaveParam memory using the Python interface. The stored waveforms can be accessed and used during program execution. Waveforms can be directly written from the WaveParam Memory to a port or stored in a register for editing before writing to a port.



The qick Processor has 3 clock Domains

- Core clock (c_clk): This clock domain belong to the CPU. The peripherals the memories and the Input Port Stream Interface.
- Time clock (t_clk): This clock domain belong to the Dispatcher. All the Output ports (Trigger, Data and Wave) belong to this domain.
- PS clock (ps. clk): This clock domain belong to the PS part. Used I AXI Stream DMA and Lite interfaces.

2.1 INTERFACES

The qick_processor provides several interfaces with different functions:

- [1] AXI-Stream DMA Interface to load the Program, Data and WaveParam Memories with a DMA controller
- [2] AXI-Lite Interface to Read / Write AXI Registers.
- [A] Up to Eight AXI-Stream Interfaces for Readout.
- [B] Up to Sixteen AXI-Stream Interfaces to connect SignalGeneratos (Compatible with V6)
- C Up to Eight 1-Bits Digital Interfaces to connect Trigger Outputs
- [D] Up to Four 32-Bits Digital Interfaces to connect Digital Data Outputs
- [E] QNET and QCOM interface for qick network and communication.
- [F] Custom Peripheral Port, used to conect a custom made peripheral or co-processor.

2.2 TIMING & DISPATCHER

The time in the qick_processor is measured in clock cycles using a continuously running 48-bit counter. The duration of each clock tick depends on the clock period, which is determined by the configuration of the DAC. For example, with a clock frequency of 256 MHz, the period is 3.9065 ns. If the counter increments by 32 counts, it corresponds to a duration of 125 ns. The maximum time before the counter overflows, assuming a clock frequency of 500 MHz (dependent on DAC configuration), is approximately:

$$2^{48} * 2ns \cong 562.949$$
 Seconds $\cong 9.382$ Minutes $\cong 156$ Hours

To facilitate timing operations, the qick_processor employs a 48-bit register called abs_time for absolute time measurement. The comparison between the desired output time and the current time is performed using a 48-bit comparator. To obtain the 48-bit representation for the output time, from the 32-bit user time of the processor, a separate 48-bit register called ref_time is used as the starting point (t0) for the experiment and to calculate the output timing signals.

The relationship between the different time variables is as follows:

```
out_abs_time = ref_time + out_user_time
current_user_time = current_abs_time - ref_time
```

current_abs_time : Current value of the absolute time, 48-bit counter that runs at the DAC frequency.
current_user_time : It indicates the current time value from the user's perspective.
out_user_time : Time set by the user in the instructions and is represented as a 32-bit value. This time is a signed integer, so user can specify out time before the reference time.

out_abs_time : The 48-bit real-time value at which the output port is written. It is used for comparison with abs time.


ref time: The reference time serves as the base value or offset used to align the user time to a specific "zero" point.

When abs time reaches the value of out abs time, the OUT signal is updated on the selected port.

The abs_time starts at 0 and can be reset using an assembler instruction (TIME_RST) or by writing to the AXI-Register ctrl_reg a Value 1 from Python. Resetting abs_time also resets the core.

The dispatcher continuously reads the TriggerFIFO, WaveFIFO, and DataFIFO, comparing the output time of the signals with the current abs_time. When the time for writing the signal has already passed (abs_time > out_time), the corresponding wave or data is written to the respective port.

The fastest dispatcher throughput is one data every 5 clock cycles. The dispatcher verifies for time greater only. With a clock of 2.5ns the maximum time for same signal update is 12.5ns.



2.3 AXI REGISTERS

The qick_processor is controlled through the utilization of AXI Registers, employing the AXI interface. Commands from a Python Driver, running in the Processing System (PS) of the FPGA, are used to control, configure, and operate the qick_processor. Refer to Table 1 for a comprehensive list of AXI Registers accessible via the AXI-Python interface.

ADDR	Name	Size	Description	R/W
0	tproc_ctrl	32	Control Commands to qick_processor	R/W
1	tproc_cfg	32	Qick_processor Configuration	
2	mem_addr	16	Starting Address for Memory Operation	R/W
3	mem_len	16	Length of data for Memory Operation	R/W
4	mem_dt_i	32	Data for Single Write Memory Operation	R/W
5	axi_w_dt1	32	Data to the tProc (Read by the tProc in sreg – s7)	R/W
6	axi_w_dt2	32	Data to the tProc (Read by the tProc in sreg – s8)	R/W
7	core_cfg 32 LFSR configuration for Core		LFSR configuration for Core	R/W
8 axi_dt_src 32 Selection of data in the tproc_r_ 9 RFU		Selection of data in the tproc_r_dt register	R/W	
10	mem_dt_o	32	Data for Single Read Memory Operation	RO
11	axi_r_dt1	32	Data from the tProc (Selected by read_sel)	RO
12			Data from the tProc (Selected by read_sel)	RO
13	time_usr	32		
14	Status	32		
15	debug	32	tProc Debug Signals	RO

Table 1: AXI Registers

2.3.1 tproc_ctrl

Register **tproc_ctrl** is a 16-bit register, used to control or execute tasks in the qick_processor from the python interface. This AXI-Register **tproc_ctrl** is set to zero automatically once the task was detected. There is no need for the user to reset this register.

AXI-Register	Bit		Description
	0	time_rst	Reset the time_abs counter, and the tProcessor. The Instruction pointer return to Zero, all the registers are cleared, and the FIFOs are flushed.
	1	time_update	Update the time_abs with a specific value. (time_abs = time_abs + time_dt) The core is NOT reset or stopped
	2	Start	Reset the time, reset the core, and start running.
	3	Stop	Stops the execution of the current program. Stops Core and Time.
tproc_ctrl	4	core_start	Reset the core unit (The Instruction pointer return to Zero, all the data registers are cleared, and the FIFOs are flushed, the AXI and the Internal Flags are cleared.) and start running. Time continues running.
	5	core_stop	Stop the core unit (all registers remain, and FIFOs keep their values) time still running. DATA already in FIFOS will be updated in Ports
	6:12	Debug	Debug Signals (see Debug section)
	13	set_flag	Set AXI Flag
	14	clr_flag	Clear AXI Flag

Table 2: tproc_ctrl Register Description

2.3.2 tproc cfg

Register **tproc_cfg** is a 16-bit register, used to configure the behavioral of the qick_processor. It has 2 main functions

- Configure the Memory Controller to Write/Read memories from Python.
- Disable or Enable the external or network control.

AXI-Register	Bit	Name	Description
	0	START	Start Memory Operation (1-Start) To make a new, Go to 0 first.
	1	OP	Memory Operation selection (0-Read, 1-Write)
	32	MEM	Memory Bank Selection for Operation (01-Pmem , 10-Dmem , 11-Wmem)
toros ofa	4	SRC	Memory Operation Data Source selection (0-AXIS, 1-REGISTERS (Single Read))
tproc_cfg	6:5	RFU	
	9	D_QNET	Disable QNET Control (default 0: Yes Control from QNET)
	11	EN_IO	Enable IO Control (default 0: No control from IO)
	10	D_FIFO	Disable FIFO_FULL_PAUSE (default 0: used for Debug purpose)

Table 3: tproc_cfg Register Description

2.3.3 core_cfg

Register **core_cfg** is a 8 bit register, is used to configure the behavioral of the LFSR.

CFG	State	Description
00	STOP	Keep the current Number
01	Free Running Each clock, LFSR Change	
10	Change When read When s1 is read LFSR made a step	
11	Change Manually	When s0 is written LFSR made a step

Table 4: LFSR Configuration.

2.3.4 src_dt

Register **src_dt** is a 8 bit register, used to select the source for the **axi_r_dt1** and **axi_r_dt2** registers.

#	DT_SRC	AXI_R_DT1	AXI_R_DT2
0	0000	AXI_W_DT1	AXI_W_DT2
1	0001	CORE0_W_DT1	CORE0_W_DT2
2	0010	CORE1_W_DT1	CORE1_W_DT2
3	0011	DIV_QUOTIENT	DIV_REMAINDER
4	0100	ARITH_LOW	ARITH_HIGH
5	0101	QNET_DT1	QNET_DT2
6	0110	QCOM_DT1	QCOM_DT2
7	0111	QP1_DT1	QP1_DT2
8	1000	QP2_DT1	QP2_DT2
9	1001	PORT[0]	PORT[0]
10	1010	CORE0_RAND	CORE1_RAND
1115	1011-1111	RFU	

Table 5: Core Data source selection. dt_src

2.4 CORE-REGISTERS

The qick_processor has 3 register Banks. General Purpouse Register, Special Function Registers and Wave Parameter Registers. Also has Register and a stack for Program Counter, and Flags and Condition registers.

- 32 (or 16) General purpouse 32-bit registers (*dreg*).
- 16 Special Function Registers (sreg)
- Waveform Parameter Register: The 168 bit register is *r_wave* each of the 32 or 16 bits registers are *wreg* The registers dreg, sreg and wreg can be modified with the REG_WR command
- Program Counter (PC)

The PC is incremnted automatically and can be updateded with the commands JUMP, CALL and RET

ALU Flag Register (AF)

The ALU FLAGS are updated when the ALU Unit is used and the option -uf is present in the command.

• Internal Flag and external Flag Register (IF, EF)

The internal FLAG can be modified with the assembler instruction FLAG set or FLAG clr

DREG (32-bits)				
r0	r16			
r1	r17			
r2	r18			
r3	r19			
r4	r20			
r5	r21			
r6	r22			
r7	r23			
r8	r24			
r9	r25			
r10	r26			
r11	r27			
r12	r28			
r13	r29			
r14	r30			
r15	r21			

	SREG (32-bits)	Name	ALIAS
	ZERO	s0	s_zero
	RAND	s1	s_rand
	CFG/CTRL	s2	s_cfg, s_ctrl
	ARITH_LOW	s3	s_arith_l
	DIV_QUOTIENT	s4	s_div_q
	DIV_REMAINDER	s5	s_div_r
	CORE_R_DT1	s6	s_core_r1
	CORE_R_DT2	s7	s_core_r2
	PORT (LSW)	s8	s_port_l
	PORT (MSW)	s9	s_port_h
	STATUS	s10	s_status
	TIME_USR	s11	s_usr_time, curr_usr_time
4	CORE_W_DT1	s12	s_core_w1
	CORE_W_DT2	s13	s_core_w2
	s_time	s14	s_out_time, out_usr_time
	s_addr	s15	s_addr

WF	REG	Bits	ASM Name	ALIAS	
	FREQ	32	w0	w_freq	
	PHASE	32	w1	w_phase	
r 14240	ENV	24	w2	w_env	
r_wave	GAIN	32	w3	w_gain	
	LENGHT	32	w4	w_lenght	
	CONF	16	w5	w_conf	

Table 6: qick_processor Register Organization

For Data Port Write instruction the source should only be a **dreg**. Data for the registers can originate from various sources, including literal (immediate) values, register or ALU outputs, or data retrieved from the Data Memory. Specifically, the '**r_wave'** register, a 168-bit register, is generated through the concatenation of all **wreg** values intended for use within the Wave Bus. This register serves the purpose of storage in the WMEM or writing to the WPORT.




Figure 4: Core Registers Source Data

2.4.1 DREG: Data Registers

The Processor has 16 (or 32) Data registers of 32 bits. Used as a General Purpose.

2.4.2 SREG: Special Function Registers

The Processor has 16 Special Function registers.

> Zero value register. In assembler code s0 or s zero **ZERO RAND** > 32-bit Pseudorandom number. In assembler s1 or s rand > Processor Configuration and control s2 or s cfg or s ctrl CFG / CTRL ARITH LOW > Lower 32-bit of Arithmetic Operation. In assembler s3 or s arith 1 DIV QUOTIENT > 32-bit quotient of Division Unit integer division. In assembler s4 or s div q DIV_REMAINDER > 32-bit remainder of Division Unit integer division. In assembler s5 or s div r CORE_R_DT1 > Data 1 read from core (data source defined in CFG). In assembler s6 or s core r1 > Data 2 read from core (data source defined in CFG). In assembler s7 or s core r2 CORE_R_DT2 IN PORT LSW > Lower 32-bit of Port Read Operation. In assembler s8 or s port 1 > Higher 32-bit of Port Read Operation. In assembler s9 or s s port h IN PORT MSW **STATUS** > Status register. In assembler s10 or s status CURR USR TIME > User Time value, In assembler code s11 or s usr time or curr usr time CORE_W_DT1 > Data 1 from Python to Processor. In assembler s12 or s core w1 > Data 2 from Python to Processor. In assembler s13 or s core w2 CORE W DT2 OUT_USR_TIME > Time register for port writing. In assembler s14 or s out time or out usr time PC_JMP_ADDR > Address register for PC branch. In assembler s15 or s addr.

2.4.2.1 RAND: rand > Pseudo Random Number Register

Special Function Register **rand** (s1) is the output of a LFSR. The LFSR is a Fibonacci Serie. The Polynomial implemented is $x^{31} + x^{21} + x^1 + x^0$ which have a maximum-length. A class in python was implemented that calculates the series for simulation. The design was selected based on the Xilinx Application Note XAPP052. Figure 5: LFSR schematic




Figure 5: LFSR schematic

The LFSR has 4 working modes, and is configured with the AXI-Register CORE_CFG = **core_cfg[1..0]**. Table 4: LFSR Configuration. shows the configuration values for the working modes.

2.4.2.2 CFG & CTRL: s_cfg / s_ctrl > Core Configuration Register.

The lower 16 bits(s_cfg) are used to configure the Data and Flags source for the Core. The upper 16 bits (s_ctrl) are used to generate some control actions on the Flags and Status register.

- The s_cfg register (lower 16 bits of s2) is used to configure the behavior of the CORE.
- The s_ctrl register (upper 16 bits of s2) is used to clear all the dt_new status flags in the tProc. User should only write a '1' in the register. The register return to zero automatically.

SREG	Bit		Description	
f-	3:0	DT_SRC	Select the source for sreg CORE_R_DT1 and CORE_R_DT1	
s_cfg	7:4	FLAG_SRC	Selection of flag source for conditional instruction execution -if(F)	
	16	arith_clr	Clear the signal <i>arith_dt_new</i> in the sreg <i>s_status[1]</i>	
	17	div_clr	Clear the signal div_dt_new in the sreg s_status[3]	
	18	qnet_clr	Clear the signal <i>qnet_dt_new</i> in the sreg <i>s_status[5]</i>	
s_ctrl	19	qcom_clr	Clear the signal <i>qcom_dt_new</i> in the sreg <i>s_status[7]</i>	
	20	qpa_clr	Clear the signal <i>periph_dt_new</i> in the sreg <i>s_status[9]</i>	
	21	qpb_clr	Clear the signal <i>periph_dt_new</i> in the sreg <i>s_status[11]</i>	
	22	port_clr	Clear the signals <i>port_dt_new</i> in the sreg <i>s_status[31:16]</i>	

able 7: sreg s_cfg bit definitions

The sreg CORE_R_DT1 (s6 or core_r1) and CORE_R_DT2 (s7 or core_r2) are registers used to READ values from different sources. The source of the data is selected with (s2[2:0] DT_SRC)

	Core Data Read Selection (s6 and s7)					
#	DT_SRC	CORE_R_DT1	CORE_R_DT2			
0	0000	AXI_W_DT1	AXI_W_DT2			
1	0001	ARITH	ARITH			
2	0010	QNET	QNET			
3	0011	QCOM	QCOM			
4	0100	QPA	QPA			
5	0101	QPB	QPB			
6	0110	CORE1_W_DT	CORE1_W_DT			
7	0111	IN_PORT[0]	IN_PORT[1]			
8	1000	CORE0_W_DT1	CORE0_W_DT2			
9	1001	in_port_dt_r[0]	port_trig_r[0], port_dt_r[0]			
10	1010	c_time_ref_dt	0			
1115	1011-1111		RFU			

Table 8: sreg s_cfg src_dt bit definitions

When an instruction use the -if(F) or the -if(NF) condition, uses the flag selected in the FLG_SRC.

	Flag Selection -if(F)					
#	FLG_SRC	FLAG				
0	0000	Internal Flag				
1	0001	AXI Flag				
2	0010	External Flag				
3	0011	div_dt_new arith_dt_new				
4	0100	port_dt_new				
5	0101	NET Flag				
6	0110	COM Flag				
7	0111	Periph1 Flag				
815	1000-1111	RFU				

Table 9: Flag Selection

Special Constant values are defined in the assembler to make more easy the configuration. ASSEMBLER EXAMPLES:

7.002.11.02.21.1.2.01	
REG_WR s_cfg imm src_axi	> Select AXI W DT as source for CORE R DT
REG_WR s_cfg imm src_arith	> Select Arith Data as source for CORE_R_DT
REG_WR s_cfg imm src_qnet	> Select QNET Input as source for CORE_R_DT
REG_WR s_cfg imm src_periph	> Select Peripheral Input as source for CORE_R_DT
REG_WR s_cfg imm flg_int	> Select Internal Flag as source for FLAG condition.
REG_WR s_cfg imm flg_axi	> Select AXI Flag as source for FLAG condition.
REG_WR s_cfg imm flg_ext	> Select External Flag as source for FLAG condition.
REG_WR s_cfg imm flg_div	> Select Division End as source for FLAG condition.
REG_WR s_cfg imm flg_arith	> Select Arith End as source for FLAG condition.
REG_WR s_cfg imm flg_port	> Select New Port Data as source for FLAG condition.
REG WR s cfg imm flg qnet	> Select QNET as source for FLAG.
REG_WR s_cfg imm flg_qpa	> Select Peripheral as source for FLAG.
REG_WR s_ctrl imm clr_arith	> Clear Arith New data Status bit.
REG WR s ctrl imm clr div	> Clear Division New data Status bit.
REG_WR s_ctrl imm clr_qnet	> Clear QNET New data Status bit.
REG_WR s_ctrl imm clr_periph	> Clear PERIPH New data Status bit.
REG_WR s_ctrl imm clr_port	> Clear Data Port IN New data Status bit.
DIV r1 r2	> Make r1 / r2
REG_WR s_cfg imm cfg_flg_div	> Select Division End as source for FLAG condition.
JUMP HERE -if(NF)	> Wait until Division ends.

2.4.2.3 STATUS: s_status > Status Register

The Status register **s_status** is used to get the status of the peripherals, the Data and the FIFO state.

It indicates when a peripheral is ready to use, or if new data was new data arrives to the In Port or if a new data

SREG	Bit	Name	Descrition
	0	ARITH_RDY	The Peripheral ARITH is ready to use
	1	ARITH_DT_NEW	New data is present in the ARITH Peripheral
	2	DIV_RDY	The Peripheral DIVIDER is ready to use
	3	DIV_DT_NEW	New data is present in the DIVIDER Peripheral
	4	QNET_RDY	The Peripheral QNET is ready to use
	5	QNET_DT_NEW	New data is present in the QNET Peripheral
s status	6	QCOM_RDY	The Peripheral QCOM is ready to use
s_status	7	QCOM_DT_NEW	New data is present in the QCOM Peripheral
	8	QPA_RDY	The CUSTOM Peripheral A is ready to use
	9	QPA_DT_NEW	New data is present in the CUSTOM Peripheral A
	10	QPB_RDY	The CUSTOM Peripheral B is ready to use
	11	QPB_DT_NEW	New data is present in the CUSTOM Peripheral B
	15	FIFO_FULL	Some of the FIFOS is FULL
	16:31	Port_dt_new	16 bit array indicating if new data was received in the IN_PORT

Table 10: sreg s_status bit definition

2.4.3 WREG: Wave Param Registers

The Processor has 6 registers used to define the parameters of a Waveform.

w_freq : Is a 32 bit register to define the Frequency of the WaveForm
 w_phase : Is a 32 bit register to define the Phase of the WaveForm

w_env
 : Is a 24 bit register to define the Starting Address of the Envelope for the WaveForm
 w_gain
 : Is a 32 bit register to define the Starting Address of the Envelope for the WaveForm

• w_lenght : Is a 32 bit register to define the Length of the Envelope for the WaveForm

• w_conf : Is a 16 bit register to Configure the options of the WaveForm

Single parameter register (wreg) can be accessed for register manipulation with the instruction REG_WR or the 168bit Complete waveform (r_wave) can be accessed to WMEM or WPORT write/read with the instructions WMEM_WR or WPORT_WR.



2.5 CORE-MEMORY

The processor has 3 Memories, with different interfaces for Program, Data, and Waveform to enable simultaneously instruction fetch and data load/store.

- Program Memory (*PMEM*): Stores the program to be executed. Is a dual port 72-bit memory (Optimized for FPGA BRAM), accesible from the qick_processor and from Python interface.
- Data Memory (*DMEM*): Stores 32-bit user data. Is a dual port 32-bit memory, accesible from the gick processor and from Python interface.
- WaveParam Memory (*WMEM*): Stores the parameters needed to define a waveform to be written in the WPORT. The parameters are Frequency, Phase, Gain, Envelope, Length, and configuration. Is a dual port 168-bit memory, accesible from the qick_processor and from Python interface.

The qick_processor has a separate Memory address Calculator for PMEM, DMEM and WMEM, leaving the ALU free to operate, and being able to store results from the ALU in the Data Memory.

Read (and Write) from (to) memories from the PS interface can be done in two different ways. Using a 256-bit DMA controller or using the AXI-Register Interface. The AXI-Register TPROC_CFG is used to config the process. See Section

Python Interface (pag 51) for instruction in how to read / write the memories.

2.5.1 PMEM > Program Memory

This memory stores the program to be executed. Is a configurable memory from 256 Spaces to 65536. Each instruction is a 72bit word. The Program Counter (PC) stores the address of the current instruction. The address for the next instruction, depending on the current instruction, can be the PC+1(no branching instruction), a Literal (branching instruction) Value, the value of the sreg s_addr (Branching instruction) or the value fom the PC_stack (RET instruction). The *sreg* s_addr is the ONLY register used to jump.




Figure 6: PMEM Access

2.5.2 DMEM > Data Memory

This memory store general purpose 32bit data. Is a configurable memory from 256 to 65536 Words.

Addressing Modes

- The Processor has 4 addressing modes for the Data Memory address
 - Literal > The address is an Immediate Value
 - Register > The address is stored in a Register
 - Indexed Literal > The address is the Sum of a Register Value and an Immediate Value
 - o Indexed Register > The address is the Sum of 2 registers.




Figure 7: DMEM Access

2.5.3 WMEM > Wave Param Memory

This memory store Wave Parameters. Is a configurable memory from 256 to 2048 Spaces connected to the Wave Bus, this is a 168bit data bus.

- The WaveParam Memory address has 2 addressing modes
 - Literal > The address is an Immediate Value

o Register > The address is stored in a Register




Figure 8: WMEM Access



2.6 QICK PORTS

The gick processor provides three groups of output ports and one Input port.

- Four Output Data Ports configurable from 4 to 32-bit (DPORT)
- Eight Trigger Output ports of 1-bit(TRIG)
- Sixteen Analog Wave Output Ports (WPORT)
- Sixteen Data Input Ports (IN PORT)
- Sync Signal

2.6.1 Output Ports

2.6.1.1 TRIG

This is a Single BIT output. Intended to generate external single bit trigger signals. Output Time can be selected from a Literal (Immediate) value or the sreg *out_usr_time*. The value of *out_usr_time* is signed, meaning that signals can set the time before the REF.

Assembler instruction:


ASSEMBLER EXAMPLES:

TRIG p0 set @150

TRIG p1 clr -wr(r1 imm) #2

TRIG p2 set

TRIG <Set/Clear> <Port>



2.6.1.2 DPORT

This is a 1-bit to 32-bit configurable output. Is designed to send out digital information at specific time.


The data for this port can be sourced from either a Register or a Literal (Immediate) value. Output Time can be selected from a Literal (Immediate) value or the sreg **out_usr_time**.

Assembler instruction:

DPORT WR <Port> <Source> (<Time>)


ASSEMBLER EXAMPLES:

DPORT_WR p0 imm 1 @125 DPORT WR p0 reg r3



2.6.1.3 WPORT

The 168-bit WaveParam output is designed for connection to the qick_sg_translator block, which can manage three different signal generators: sig_gen_v6, sg_mux, and sg_int. The data for this port can be sourced from either the r_wave register or the WMEM memory. Output Time can be selected from a Literal (Immediate) value or the sreg *out_usr_time*.



Assembler instruction:

WPORT WR <Port> <Source> (<Time>)

ASSEMBLER EXAMPLES:

WPORT_WR p0 r_wave
WPORT_WR p1 r_wave @125
WPORT WR p2 wmem [&2]

2.6.2 Input Ports

This is a 1 to 16 configurable input port array consisting of 64-bit (two 32-bit registers) with an AXI Stream interface. Upon receiving data (with t_valid asserted in the AXI interface), the data is stored in a register, simultaneously setting a bit to indicate the arrival of new data in the sreg **s_status**. The DPORT_RD instruction copy the selected registered data, belonging to a port, to the Special Function Registers **port_l** and **port_h**.

The s_axis Interface is synchronized with the c_clk.

2.6.3 Sync Signal

The tProcessor has the ability of generating a low frequency signal (Is the time abs counter bit[29]). This signal can be used as a trigger for Synchronizing boards using the QCOM Peripheral


- If the t_clk frequency is 307Mhz > The pulse will be of 1.749Seg
- If the t_clk frequency is 500Mhz > The pulse will be of 1.074Seg

Assembler instruction:

DPORT RD <Port>

ASSEMBLER EXAMPLES:

DPORT_RD p0 DPORT RD p1



2.7 Peripherals

The qick_processor is equipped with two possible implementations for peripherals.

- Internal Peripherals: Peripheral inside the processor. The core communicates with the peripheral thas is a block inside the gick processor.
- External Peripherals: Peripherals that are IPs separated from the qick_processor and can be implemented as a separate block.

implementinternal peripherals, one used for multiplication and the other for division. Additionally, the processor provides connections for two external peripherals, intended for use with the qick_network block and a custom peripheral.

2.7.1 Internal Peripherals

The qick_processor is equipped with four internal peripherals, one used for multiplication (ARITH) other for division (DIV), other to control the time (TIME) and other to control the internal flag (FLAG)

2.7.1.1 Advanced Arithmetic Unit (ARITH)

This block is an instance of the FPGA DSP.

It can perform 9 different variants of the operation $(D \pm A) * B \pm C$ in 2 clock cycles.


The 64-bit result value is stored in the peripheral. To read it, the core read source data should be defined as ARITH (set **s_cfg(s2)**) with the value #1 REG_WR s_cfg imm src_arith) and read in the registers **core_r_dt1 (s6-LOW and s7-HIGH)**.

Assembler instruction:

ARITH <Option> <Sources>

ASSEMBLER EXAMPLES:

ARITH T w_freq r1 ARITH PT r1 r2 r3



2.7.1.2 Division Unit (DIV)

The Division Unit (DIV) is a custom block designed to compute the quotient and remainder of an integer division within 32 clock cycles. It operates with 32-bit inputs for the numerator and the denominator, and it produces 32-bit output for the quotient and the remainder.

The numerator is always a register, the denominator can be a register or a 24-bit literal (Immediate) value. The two 32-bit result values are stored in Special Function Registers **div_quotient** (**s4**) and **div_remainder** (**s5**).

Assembler instruction:

DIV <Num> <Den>

ASSEMBLER EXAMPLES:

DIV r1 r2 DIV r1 #100

2.7.1.3 Time control

To update and control the time a peripheral is used.

Assembler instruction:

TIME <Option> <Value>

ASSEMBLER EXAMPLES:

TIME rst
TIME inc_ref #100
TIME updt #10

2.7.1.4 Internal FLAG

The user can set and clear an internal flag used as a condition for instruction execution.

Assembler instruction:

FLAG <Option>

ASSEMBLER EXAMPLES:

FLAG set FLAG clr FLAG inv

2.7.2 External Peripherals

The qick_processor is equipped with an output interface designed to connect to a custom peripheral. This interface is composed of the next signals:

- qp_en (Enable): Activates the peripheral on the rising edge.
- qp_op (5-bit Operation): A 5-bit word specifying the operation to be performed by the peripheral.
- qp_dt_o (Four 32-bit Data): These ports transmit 32-bit data from the qick processor to the peripheral.
- qp_rdy (Ready): Indicates the current state of the peripheral. Connected to the status register (s_status).
- qp_vld (Valid): Marks the new data, indicating the availability of valid data to the qick_processor.
- qp dt i (Two 32-bit Data): These signals are the data outputs of the peripheral, to the qick processor.
- qp_flag (Flag): Although its specific purpose is not explicitly stated, it appears to be a flag related to the peripheral's operation.

On the rising edge of the 'Enable' signal, the Peripheral should capture both the Data and the Operation, subsequently deactivating the 'qp_rdy' signal to let know that the device is busy.

After completing the operation, the peripheral should write the result into the 'qp_dt' together with the 'qp_vld' port and raise the 'qp_rdy' signal.

The signal 'qp_vld' is used by the qick_processor to register the input and to set the q p_dt_new bit on the $s_status[9]$ for QPA and $s_status[11]$ for QPB. The signal 'qp_rdy' is connected to $s_status[8]$ for QPA and $s_status[10]$ for QPB. .

The assembler software can use the 'q p_dt_new ' bit on the $s_status[9, 11]$ or the 'q p_rdy ' bit in $s_status[8, 8]$ to check for the finalization of the task. Peripheral can generate a Flag and it can be used as a condition for processing. To send command to the Peripheral the command PA or PB is used.

To read the data from the peripheral the QPA or QPB source should be selected using **s_cfg[3:0]** and then read from the sreg **core_r1(s7)** and **core_r2(s8)**.




Figure 9: Time Diagram for Custom Peripheral

Assembler instruction:

PA <OP> <DTA> <DTB> <DTC> <DTD>

ASSEMBLER EXAMPLES:

REG_WR s_ctrl imm #h10_0000	> Clear qpa_dt_new bit in s_status
TEST -op(s status AND bit qpa rdy)	> Check for QPA READY
JUMP PREV -if(NZ)	> Check for QPA READY
PA 31 r1 r2 r3 r4	> Send Command '31' to Peripheral
REG_WR s_cfg imm #h04	<pre>> Select QPA as a Source for CORE_R_DT1</pre>
TEST -op(s_status AND #100)	> Check for QPA_DT_NEW (s_status[8])
JUMP PREV -if(NZ)	> Check for QPA_DT_NEW
REG_WR s_ctrl imm ctrl_clr_qpa	> Clear qpa_dt_new bit in s_status
REG_WR s_cfg imm cfg_src_qpa	<pre>> Select QPA as a Source for CORE_R_DT1</pre>
WAIT qpa_rdy	> Wait for QPA READY to be ready
PA 15 r1 r2 r3 r4	> Send Command '15' to Peripheral
WAIT qpa_dt	> Wait for new data arrival on QPA

2.8 CONTROL THE QICK PROCESSOR

The qick_processor has 2 control state machines. The fists one "core_st", in c_clk (the CORE clock) domain, manages the state of the core. The second one "time_st", in t_clk (DISPATCHER clock) domain, controls the qick processor time used by the dispatcher.

Control commands

- Start > Starts the qick_processor. Reset the time, reset the core and start running.
- Stop > Starts the qick_processor Stops the execution of the current program and the time.
- **Time Reset** > Reset the time_abs counter and the core. The Instruction pointer return to Zero, all the registers are cleared, and the FIFOs are flushed. Once the core is reset, if it was running goes to running state but if it was stopped, after the reset it goes to stop state.
- *Time Init* > Initialize the time_abs with a specific value. The core is NOT reset or stopped; it keeps running.
- *Time Update* > Increment the time_abs with a specific value. (time_abs = time_abs + time_dt) The core is NOT reset or stopped.
- **Core Start** > Reset the core unit (The Instruction pointer return to Zero, all the data registers are cleared, and the FIFOs are flushed.) and start running. Time is not interrupted, continues running.
- Core Stop > Stop the core unit (all registers remain, and FIFOs keep their values) time still running.
 WRITE PORT already in FIFOS will be executed.

Some controls can be executed from IO inputs, from the QNET interface from python and from the CORE. Table 11: qick processor control shows all the actions that can be done by the IO, the python interface, the QNET interface and the Core.

- The External IO pins. The qick processor has 2 external inputs proc_start and proc_stop that start and stop the qick_processor.
- QNET Network Commands. Time and Core can be controlled trough the network. The commands can be generated with assembler instructions running in the core or with a Python interface with the QNET block.
- PYTHON running in the PS trough the AXI interface (with the tproc_ctrl AXI Register).
- CORE instructions running in the PMEM. Time can be rese and update with assembler instructions.

CMD	10	QNET	PYTHON	CORE	Ti	me	C	Core
start	Υ		Υ		RESET	RUN	RESET	RUN
stop	Y		Υ			STOP		STOP
reset			Υ		RESET	STOP	RESET	STOP
run			Υ			RUN		RUN
time_reset		Υ	Υ	Υ	RESET	RUN	RESET	PREVIOUS
time_init		Υ			INIT	RUN		No Change
time_update		Υ	Υ	Υ	UPDATE	RUN		No Change
core_start		Υ	Υ			No Change	RESET	RUN
core_stop		Υ	У			No Change		STOP

Table 11 : qick processor control

The qick_processor has an internal (IF) and an external (EF) flag resister used as a condition for instruction execution. The external flag can be set and clear with python commans

- Flag set > Set the External Flag (EF).
- Flag clr > Clear the External Flag (EF).

Debug commands and status are explained in Section Debugging Pag(62)



3 THE SIGNAL GENERATOR

The 168-bit WaveParam output is designed for connection to the qick_sg_translator block, which can manage three different signal generators: sig_gen_v6, sg_mux, and sg_int This section describes briefly the sig_gen_v6.

The SG generates a waveform from 4 possible sources. Table, DDS, Product (Table * DDS) and Zero-value. The Table is a custom waveform with an arbitrary shape. The DDS is a complex cosine/sine generator block, whose frequency can be configured using the provided interface.




Figure 10: Signal Generator Block Diagram

The table is loaded using the AXI-Stream interface with a support DMA block. User can specify the address of the first sample using the corresponding axi register, to allow uploading several waveforms into the internal memory. The DDS section is an integrated IP that works in "streaming" mode, which means frequency can be changed from sample to sample. This allows the user to specify a precise duration for waveforms. The number of samples of the output waveform is specified in the input interface. This configuration interface allows to push waveforms into the internal queue (FIFO). Whenever the FIFO is empty, the block will output zero-valued samples. When the FIFO is not empty, the block will act accordingly to generate the waveform at the output m_axis interface.

4 Instruction Set

The qick_processor has 18 instructions and the capability to perform multiple tasks in the same instruction.

4.1 SUMMARY

Operation	Assembler
No Operation	NOP
Test Register Value with ALU operation and update Flags.	TEST <op></op>
Write Register (Rd: Data Register, Special Register or Wave	
Parameter Register) from Source (Sources : ALU Operation, Data	REG_WR <rd> <source/></rd>
Memory, WaveParam Memory or Immediate value)	
Write data to Data Memory.	<pre>DMEM_WR [Address] <source/></pre>
Write Wave Memory. Copy the r_wave register value to the	WMEM WR [Address]
specified address in the Wave Memory.	_
Set or clear TRIGGER port	TRIG <set clear=""> <port></port></set>
Write a 32-Bit Data to specific Data Port at Specific time (Time is	DPORT WR <port> <source/> <time></time></port>
always the s_out_time register Value)	Brotti_Wit (1016) (Boarde) (11Me)
Update the value of the Special Function Registers 8 and 9 to the	DPORT RD <port></port>
value of the selected port.	22011_12 12010.
Write a Wave to specific Wave Port at Specific time (Time can be	WPORT WR <port> <source/> <time></time></port>
an Immediate Value or a registered Value)	
Conditional JUMP to a specific Address (Address can be a Label, an	
Immediate Value or a Register)	JUMP [Address]
Function CALL to a specific Address. CALL can be Nested Up to 4	CALL [Address]
times	257
RETURN from current CALL to previous PC.	RET
Set or Clears internal FLAG value.	FLAG <clr inv="" set=""></clr>
Command to control time_ref and time_abs in Processor. Reset	
Absolute Time (time_abs = 0), Change Time Ref (time_ref =	TIME <option> <value></value></option>
Imm_value), Increase Time Ref (time_ref = time_ref + Imm_value)	-
AAJ - / D - A) * D - C - A ith ith	
Make (D \pm A) * B \pm C Arithmetic operation in 2 clock cycles. 64-	ARITH <option> <sources></sources></option>
bit result value is stored in Special Function Registers 2 and 3	
Calculate Quotient and the Reminder of the division. It takes 32	DIV <num> <den></den></num>
clock cycles. Is done by a co-processor	NET (and)
Commands to the QNET periphery	NET <cmd></cmd>
Execute Custom Peripheral Instruction	PA/PB OP A B C D
Wait until User Time arrives to specific value.	WAIT <option> <value></value></option>
Clear the selected _dt_new bit in s_status	CLEAR <option></option>

4.2 Instructions options

All instructions have optional arguments to configure and perform different tasks. The user can specify to execute a second instruction in the same Scan execute a second optional instruction in the same command. There are Second Data Wave and Port Write instructions also a TEST can be done.

Description	Option
ALU Operation	-op(<operation>)</operation>
Update Flags	-uf
Conditional Command Execution	-if(<condition>)</condition>
Specify the Time with an Immediate Value	@ <time></time>
Dual Task, Add a Write Register Task to the command	-wr(<dest> <source/>)</dest>
Dual Task, Add a Write Port Task to the command	-wp(<port>)</port>
Dual Task, Add a Write WaveMemory Task to the command	-ww

Table 12: Assembler Instruction Options

ASSEMBLER EXAMPLES:

REG_WR r0 op -op(r1-r2)	> Stores in r0 = r1-r2
REG WR r0 op -op(r1-r2) -uf	> Stores in $r0 = r1-r2$ and update s and s
REG_WR 10 OP -OP(11-12) -u1	Flags
JUMP [LABEL] -if(NZ)	> Jump to LABEL Address if Flag is NonZero
WPORT_WR r_wave p1 @100	> Write r_wave to Wave Port 1 at Time 100

4.2.1 ALU Operation <-op>

The Arithmetic & Logic unit can perform 15 different operations. When executing instruction REG_WR all 15 operations are available, but when executing ALU operations as a Second option, only 4 are available. Table 13: ALU Operations shows all operations and in gray the 4 for SDT.

	Со	de			Operation		
0	0	0	0	ADD	Addition		
0	0	0	1	SUB	Subtraction		
0	0	1	0	AND	Logical bitwise AND		
0	0	1	1	ASR	Arithmetic Shift Right		
0	1	0	0	ABS	Absolute Value		
0	1	0	1	MSH	Most Significative Half (16MS Bits)		
0	1	1	0	LSH	Least Significative Half (16LS Bits)		
0	1	1	1	SWP	Swap Half Word (16LSB-16MSB)		
1	0	0	0	NOT	Logical bitwise NOT		
1	0	0	1	OR	Logical bitwise OR		
1	0	1	0	XOR	Logical bitwise XOR		
1	0	1	1	CAT	Concatenate 2 LSB 16Bits		
1	1	0	0	RFU	Reserved Future Use		
1	1	0	1	PAR	Parity		
1	1	1	0	SL	Logic Shift Left		
1	1	1	1	SR	Logic Shift Right		

Table 13: ALU Operations

Operation	Description	Assembler Code
NONE	Copy the value of a Register	-op(r0)
ADD	Register plus Immediate value	-op(r1 + #7)
ADD	Register Plus Register value	-op(s1 + r2)
SUB	Register minus Immediate value	-op(r1 - #7)
306	Register minus Register value	-op(s1 - r2)
	Arithmetic Shift Right Immediate Amount (MSB	-op(r1 ASR #7)
ASR	completed with Sign bit, up to 15 shifts)	
	Arithmetic Shift Right Immediate Amount	-op(s1 ASR r2) *(r2 < 16)
ABS	Absolute Value	-op(ABS r1)
MSH	Most Significan HalfWord	-op(MSH r2)
LSH	Least Significan HalfWord	-op(LSH r3)
SWP	Swap HalfWord	-op(SPW r4)
CAT	Concatenate 2 HalfWord 16 Bits	-op(r5 CAT r6)
PAR	Parity Check	-op(PAR r7)
SL	Shift Left (from 0 to 15 shifts)	-op(r8 SL r3)
SR	Shift Right (from 0 to 15 shifts)	-op(r9 SR r3)
NOT	NOT Register	-op(NOT r1)
AND	Register AND Immediate	-op(r1 AND #7)
AND	Register AND Register	-op(s1 AND r2)
OR	Register OR Immediate	-op(r2 OR #7)
OK .	Register OR Register	-op(r2 OR r2)
XOR	Register XOR Immediate	-op(r3 XOR #7)
AUR .	Register XOR Register	-op(r3 XOR r2)

Table 14: ALU Operations Examples

Is not possible to do a literal minus a rgister, only a rgister minus literal.

4.2.2 Update Flag < -uf >

This option updates the value of the ALU flas (S and Z) with the current operation value.

Every time the ALU is used, it generates the Sign and Zero Flag, but the flag is not stored unless it is explicated in the -uf option.

4.2.3 Conditional Execution < -if() >

All Data movement instructions contains a condition field which determines whether the CPU will execute them. This removes the need for many branches, which stall the pipeline (2 cycles to refill) This Allows very dense in-line code, without branches (but more memory is used). User must decide if the time penalty of not executing several condition instructions has more or less overhead of the branch.

The Condition Field is a 3 Bits field, what gives up to 7 conditions. There are 4 ALU related Condition, two Time related and two FLAG related conditions. To use the condition in the Assembler just add the -if() option

By default, data processing operations do not affect condition flags. To cause the condition flag to be updated, the -uf (update Flag) option should be included in the instruction, as explained in 4.2.2.

Table 15: Conditions shows a list of the 15 conditions.

	CODE			Condition
	0	0	0	ALWAYS
Z	0	0	1	Zero
S	0	1	0	Sign (Negative)
NZ	0	1	1	Not Zero
NS	1	0	0	Not Sign (Positive)
F	1	0	1	FLAG
NF	1	1	0	NO FLAG
	1	1	1	RFU

Table 15: Conditions

The FLAG for -if(F) and -if(NF) depends on the value of s_cfg register.

The condition applies for all data instrucions (Not Wave instructions)

• If the condition is not fullfill, instruction is not done, and the flag is not updated

REG WR r0 imm
$$\#4$$
 -op(r4 - $\#4$) -uf -if(Z)

• If the instruction is not executed neither the -wr option

JUMP ERROR
$$-if(NZ)$$
 $-wr(r0 imm)$ $-op(r2-#2)$ $-uf$

For F and NF flag source can be different, depending on the value of the FLG_SRC in s_cfg.(See)

ASSEMBLER EXAMPLE:

REG_WR r0 imm #0	> r0 = 0
REG_WR r0 op $-op(r1+r2) -if(Z)$	> r0 = r1+r2 IF Z flag is set
JUMP [LABEL] -if(Z)	> Jump to LABEL Address if Flag is
	Zero

The Internal Condition can be set and clear by the qick_processor (with the FLAG command),

The External condition can be set and clear by By Python (Writing in the TPROC_CTRL Reg bit 13 SET bit 14 Clear),

ASSEMBLER EXAMPLE:

REG_WR r0 op -op(r2-#10)	> r0 = r2-10 no Flag Update
REG_WR r0 op -op(r2-#10) -uf	> r0 = r2-10 and SET FLAGS
FALG set	> Set Internal Flag
FLAG clear	> Clear Internal Flag

4.2.4 Dual Task Instructions. < -wr(), -wp(), -ww >

Depending on the options used, the instruction can also execute a second optional task in the same command.

Second Data Task (SDT) [-wr() -op() -uf] > Dual instruction that operates with Data. Writes register or updates the Flags.

Second Wave Task (SWT) [-ww] > Dual instruction that operates with WaveForm Memory.

Second Port Task (SPT) [-wp()] > Dual instruction that operates with Wave Port.

Command	-wr Data Task	-ww Wave Task	-wp Port Task	-if Conditional Execution	-uf Update Flag
NOP					
TEST					YES
REG_WR				YES	YES
REG_WR	*YES	YES	YES		YES
DMEM_WR	YES			YES	YES
WMEM_WR	YES	NA	YES		YES
TRIG					
DPORT_WR	YES	YES		YES	YES
DPORT_RD					
WPORT_WR	YES	YES	NA		
JUMP	YES		YES	YES	YES
CALL	YES				YES
RET	YES				YES
FLAG					
TIME	YES		YES		YES
ARITH					
DIV					
COND					

^{*}When REG_WR source is dmem, a TEST can be done to update the flags. Second Data Task can be:

- Register Write: To enable second register write, the option -wr(<Rd> <Source>) should be added to the command.
- Register Test: To enable a register test, the operation -op() and the -uf option should be added.

4.2.4.1 Write Register

The write register option is added with the -wr(dest, source) it has 2 operands destination register and source. Destination register can be a (*dreg*, *sreg* or wreg) register. Source can be *imm* or *op*. Only one immediate (Literal) value can be used per instruction and up to 2 register values. As shown in Table 17: Data Source Format, if no register value is used, Immediate value is a 32-bit value. If a register is used, Immediate value is a 24-bit value if 2 registers are used the immediate value is a 16 bit value.

When using SDT (Second Data Task)

Operation	Description	Example
ADD	Register plus Immediate	-op(r1 + #7)
ADD	Register Plus Register	-op(s1 + r2)
SUB	Register minus Immediate	-op(r1 - #7)
306	Register minus Register	-op(s1 - r2)
And Arithmetic Shift Right Immediate Amoun		-op(r1 ASR #7)
AND	Arithmetic Shift Right registered Amount	-op(s1 ASR r2)
ASR	Arithmetic Shift Right Immediate Amount	-op(r1 ASR #7)
	Arithmetic Shift Right registered Amount	-op(s1 ASR r2)

32

ASSEMBLER EXAMPLES:

-wr(r0 imm) #5	> SDT: Write the value 5 in r0
JUMP [LABEL] -wr(r1 op) -op(rand)	> SDT: Copy the random value in r1
DMEM_WR [r0+r1] imm #5 -wr(r4 op) - op(r2+r3)	> Write to Data Memory Address [r0-r1] the literal value 5 AND Write r4 the operation r2+r3
REG_WR	

4.2.4.1 Write Wave

4.2.4.2 Write port

The write port option is added with the -wp (source) it has 1 operand, the source of the data. Source can be $r_wave or mem$. The time used for SPT is the one in s_out_time .

ASSEMBLER EXAMPLES:

ASSEMBLER EXAMINITEES:	
REG_WR r_wave [&3] wp(r_wave) -p3	> Write the operation r0 +1 to Data Port
	0 AND to r0
WMEM_WR [&3] -wr(r_gain op) -op(r_gain+#25) - wp(r_wave) -p3	> Write to Data Memory Address 3 the
	operation r1-r2 AND Write r3 the
	Immediate Value 1
	> Write to r_wave the wave stored in
	Wave Memory address 3 AND Stores in r5
REG_WR r_wave wmem [&3] -wr(r5 op) -op(r6-#1) -uf -wp(r_wave) -p8	= $r6$ -1 AND Write r_wave (the new
p.	updated value from memory) to Wave Port
	8 at time specified in s_out_time
JUMP [STAT_ADDR] -if(S) -wr(r1 op) -op(r1-#1) - uf	>Jump to START ADDR if Sign flag
	(Negative) AND Write r1 = r1 -1
	(Decrement $m{r1}$) AND Update $m{S}$ and $m{Z}$ Flags

5 Assembler

The qick_processor python assembler translates assembly language with the format specified in this document to a bit file ready to be loaded to the Program File. This translation process is called assembly.

5.1 STATEMENTS

This section outlines the types of statements that apply to assembly language. Each statement must be one of the following types:

- An empty statement is one that contains nothing other than spaces, tabs, or formfeed characters. Empty
 statements have no meaning to the assembler. They can be inserted freely to improve the appearance of a
 source file or of a listing generated from it.
- A label consists of a symbol ending with a colon (:). When the assembler encounters a label, it assigns the value of the location counter to the label.
- A comment can be inserted to improve the code. Appending a comment at the beginning or the end of the statement by preceding the comment with a double slash (//).
- A machine command statement is a mnemonic representation of an executable instruction to which it is translated by the assembler. It consists of an instruction, optionally followed by operands.
- A directive statement is an instruction to the assembler that not necessarily generates code.

5.2 LABELS

5.3 DIRECTIVES

5.3.1.1 .ALIAS

Alias names for the registers can be created using the .ALIAS directive. ALIAS names should be only characters ., Numbers and '_'. Also Alias and const name can not be register names (s0, or r0)

ASSEMBLER EXAMPLES:

.ALIAS addr_aux r0 REG_WR addr_aux #100	<pre>> Set the name for Register r0 to addr_aux > Stores in addr aux (r0) value 100</pre>
.ALIAS step_reg r1	> Set the name for Register r1 to step_reg
<pre>REG_WR step_reg op -op(step_reg + #10)</pre>	> Increments step reg in step time(256)

5.3.1.2 .CONST

Define Constant Values for the Assembler. CONST names should be only characters., Numbers and '_'. Also Alias and const name can not be register names (s0, or r0) ALIAS are only used for Literal Number, Time and Address.

ASSEMBLER EXAMPLES:

.CONST width #256	> Defines CONSTANT width = 256
REG_WR r0 imm width	> Stores in r0 constant width(100)

.CONST step_inc #256 >	Set the name for Register r1 to step Defines CONSTANT step_inc=256 Increments step(r1) in step_inc(256)
.ALIAS r_cnt r0 .CONST total_repeat #100 REG_WR repeat_cnt imm total_repeat REG_WR repeat_cnt op -op(repeat_cnt-#1) -uf LOOP: REG_WR r1 op -op(r1+#1) JUMP LOOP -wr(r_cnt op) -op(r_cnt-#1) -if(NZ) - uf	<pre>> Set the name for Register r0 to r_cnt > Create the constant tot_repeat = 100 > Stores in r_cnt(r0) constant tot_repeat(100) > Decrement r_cnt(r0) and update Flag > Creates label LOOP > Increment r1 > Jump if flag not_zero and decrement r_cnt</pre>
.CONST pulse_w #1000 .CONST pulse_t @1000 .CONST pulse_addr &50 REG_WR s_usr_time op -op(s_usr_time + pulse_w) WAIT time pulse_t	<pre>> Create number constant pulse_w = #1000 > Create time constant pulse_t = @1000 > Create address constant pulse_addr = &50 > Increment usr_time in pulse_w > Wait for time to arrive @pulse_t time</pre>

NOTE: ALIAS and CONST replace text, in some cases can give an error.

5.3.1.3 .ADDR

Set the address for the next instruction.

ASSEMBLER EXAMPLES:

.ADDR 100	> Set the next instruction in address 100
REG_WR r1 imm #1	> Instruction REG_WR in address 100
.ADDR 16	> Set the next instruction in address 16
LABEL_16:	> Creates the Label in Address 16
REG_WR r0 imm #0	> Instruction REG WR in Address 16

5.3.1.4 .END

Program can be finished with the .END directive, this will avoid the program counter to go further. This directive add a <code>JUMP HERE</code> instruction to the program.

5.4 Machine Instruction Syntax

This section describes the instructions that the assembler accepts. The detailed specification of how the instructions operate is not included.

The following list describes the two main aspects of the qick_processor assembler:

- The 3 banks of registers use a prefix to distinguish them from symbol names. (r, s, or w).
 - o General purpose registers start with r
 - Special Function registers start with s
 - o Wave Parameters registers start with w
 - o Special Function and wave Register have alias names.
- Instructions with two operands use the left one as the destination and the right one as the source.
 - o Instructions Options can be written in any order

5.4.1 Operands

Two kinds of operands are generally available to the instructions: register and immediate. The assembler always assumes it is generating code for a 32-bit signed integer values. For some dual operations, the immediate value can be a 24-bit or a 16-bit integer.

5.4.2 Addressing modes

- The Processor has 4 addressing modes for the Data Memory address
 - Literal > The address is an Immediate Value
 - o Register > The address is stored in a Register
 - o Indexed Literal > The address is the Sum of a Register Value and a Immediate Value
 - o Indexed Register > The address is the Sum of 2 registers.
- The Processor has 2 addressing modes for the WaveParam Memory address
 - Literal > The address is an Immediate Value
 - Register > The address is stored in a Register
- The Processor has 2 addressing modes for Branch instructions
 - Literal > The address is an Immediate Value
 - Register > The address is the register s15 r_addr

5.4.3 Instruction description

This section describes the qick_processor instruction syntax. The assembler generate code for a 32-bit integer values for data and 16-bit values for address.

- All Instructions are UPPERCASE.
- Comments starts with //. In Line comments are allowed.
 - o Avoid using ":" in the comment, it will be interpreted as a LABEL
- Labels end with ":" Contains numbers, UPPERCASE, lower case and " " symbol. No space is allowed in Labels.
- Literal Values start with "#" symbol, underscore "_" can be used.
 - Signed Values start with "#".
 - o Unsigned Values start with "#u".
 - o Binary Values start with "#b".
 - Hexadecimal Values start with "#h".
- General Purpose registers start with r
- Special Function Registers start with s
- Wave Parameter registers start with w
- Conditions are UPPERCASE
- Address should go between square brackets "[]"
- Literal Address start with the & symbol.
- Literal Port Values are just an integer.

•

- Address can only be General Purpose registers
- Ports start with p
- Time starts with @
- Instruction options, second instructions and register alias are lowercase.

CORRECT	INCORRECT
REG_WR r0 imm #0	reg_wr r0 imm #0
// Comment	/* Comment (Only one /)

REG_WR r0 imm #0 $//$ Set r0 to Zero	REG_WR r0 imm #0Set r0 to Zero (Not //)
LOOP_START:	:LOOP_START (Not ends with :)
OPTION_2_reset:	:OPTION_#2 (# not allowed)
REG_WR r0 op -op(w0 AND #b101)	REG_WR r0 op -op(wo AND #b5) (with #b only 0 and 1)
REG_WR r0 imm #0	REG_WR reg0 imm #0 (is r0)
REG_WR r0 op -op(w0+ s1)	REG_WR r0 op -op(W0+S1) (w and s lowercase)
REG_WR w_freq op -op(w0 +#1)	REG_WR r_freq op -op(W0+#1) (Alias is r_freq, reg is w0)
JUMP LABEL -if(NZ)	JUMP [LABEL] -if(nz) (no use of []is NZ)
DMEM_WR [r1] imm #b0110100	DMEM_WR &1 imm #b0110100 (Not [])
WMEM_WR [&0]	WMEM_WR [#0] (Not &)
DMEM_WR [r2+&2] op -op(w_freq)	DMEM_WR [s2+&2] op -op(w_freq) (Address only dreg)
DPORT_RD p0	DPORT_RD port0 (is p0)
DPORT_WR p1 imm 5	<pre>DPORT_WR &1 imm #5 (is p1, dataport not use #)</pre>
DPORT_WR p1 reg r3	DPORT_WR p1 op -op(r3) (only lit or reg as source)
WPORT_WR wmem [r2] p2	WPORT_WR wmem [s2] p2 (Address only dreg)
WPORT_WR r_wave p3 @99	WPORT_WR r_wave @99 (Missing Port)
WPORT_WR wmem [&2] p2 @125	WPORT_WR wmem p2 @125 (Missing wmem address)
REG_WR r_wave wmem [&3] -wr(r5 op) -op(r6-#1)	REG_WR w_wave wmem [&3] -WR(r5 OP) -OP(r6-#1)

5.5 Instruction Description

Instructions are 72-bit wide. The 72 Bits are divided in 16-bits OP CODE and 56-bits OP DATA.

motraction		~.		ac.	~		D. C.	J (4.1	с			4			~		_	. u	· ~.		·· —	<i>-,</i>								
TYPE						()P_(COD	E												OP	_DA	ΛTΑ						R	D
ITPE	15 14	1 13	12	11	10	9	8	7	6	5	4	3	2	1	0	55	50	45	44	39	38	31	30	23	22	15	14	7	6	0
ALU	Head	der	ΑI	DF	F	(CON	D	reg	_src	uf		alu	_op		A	ddr[(0]	Add	lr[1]			Da	ata S	Sour	се			Reg	Dest
DATA	Head	der	ΑI	DI	F	COND T DI uf wr rdi alu_op Addr/PData Port Time / RData Source															Reg	Dest								
WAVE	Head	der	ΑI	DI	F	Ww	Ps	Wp	Т	TI	uf	wr	rdi	alu	_op	Add	rWn	nem	P	ort		Т	ïme .	/ Da	ta S	ourc	e		Reg	Dest
CFG	Head	der	ΑI	DI	F			CFG	;		uf	wr	rdi	alu	u_op AddrWmem Port Time / Data Source u_op Data Source														Reg	Dest
CTRL	Head	der	ΑI	DI	F		Op	erat	ion			C	Contr	ol							Data	So	urce							

Al Address/PData Immediate

DF Data Format

COND Condition (Combination of Flags)

Ww Write Wave Memory

Ps Port Source W(0-Mem 1-Reg)

Wp Write Port

reg_src | Source for Register Write
T | Port Type (0-Wave 1-Data)
DI | Data Source (0-ALU 1-Imm)

TI Time Source (0-r_time 1-lmm)

uf Update Flag

wr Write Register

rdi Register Data Imm or ALU
alu_op Arithmetic Operation

_				
	CO	N	D	Condition
0	()	0	ALWAYS
0	()	1	Zero
0	1	L	0	Sign (Negative)
0	1	L	1	Not Zero
1	()	0	Not Sign (Not Negative)
1	()	1	FLAG
1	1	L	0	NO FLAG
1	1	L	1	RFU

Figure 11: Instruction OPCODES

0	0	ALU
0	1	Data Mem
1	0	RFU
1	1	Imm

reg_src Source

Imm Size

RFU

16 Bits

24 Bits

32 Bits

DF

0

0

Header: These 3 bits indicate the type of instruction. There are 8 Types of instructions as shown in Table 16: Header Instruction Type.

Н	eade	er	Туре	Description
0	0	0	CFG	Configuration Instructions
0	0	1	BRANCH	Program Branching Instructions
0	1	0	RFU	Reserved for Future Use
0	1	1	RFU	Reserved for Future Use
1	0	0	REG_WR	Register Write Instructions
1	0	1	MEM_WR	Memory Write Instructions
1	1	0	PORT_WR	Port Write Instructions
1	1	1	CTRL	tProc/ Co-Processor Control Instructions

Table 16: Header Instruction Type

Al [Address Immediate]: This bit indicates if the Address Source [0] (Bits OPData [55:45]) is an immediate value or a register stored value. 0-Register 1-Immediate

DF [Data Format]: These two bits are used to define the Data Source format. A Zero indicates two registers will be used. A One indicates two registers and an Immediate 16Bits value will be used. A Two indicates one register and an Immediate 24Bits will be used. A Three indicates an Immediate 32Bits value is used. As shown in Table 17: Data Source Format




Table 17: Data Source Format

COND[Condition]: All Data instruction and Branch instructions contains a condition field wich determines whetheIndicate the Condition for Instruction execution. Wave Instructions are not Conditional.

reg src [Register Data Source]: Indicate the source of the data to the register to be written.

uf [Update Flag]:

wr [Register Data Immediate]: wr Indicate if theres is a optional write register operation.

rdi [Write Register]: RDI indicates if the data source to the register is immediate or Alu 0-Register 1-Immediate.

alu_op [Arithmetic Logic Unit Operation]: Indicates the operation to be done by the ALU. If is a write_reg operation there are 16 operations, otherwhise (for a second option write reg) 4 operations are available.

5.5.1 Configuration Instructions.

Instruction with HEADER = 000. This set of instructions does not change the value of any data (Register, Memory, or Port). Just the Flags.

5.5.1.1 NOP

INTRUCTION	SRC	DST	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	55	51	50	45	44	39	38	31	30	23	22	15	14	7	6	0
INTRUCTION	SRC	וסט	Н	leade	er	Al	D	F	(CONI	D	S	EL	UF	Wr	Rdi	alu	_op		Α	ddr_	Sourc	e				D	ata_	Sourc	ce			Ro	t
NOP			CF	G 0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0											l .					

This instruction executes NO OPERATION. It takes One clock cycle

> No Operation

5.5.1.2 TEST

INTRUCTION	SRC	DST	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	55	51	50	45	44	39	38	31	30	23	22	15	14	7	6	0
INTRUCTION	SRC	DOT	Н	leade	r	Al	D	F	C	COND)	SE	ΞL	UF	Wr	Rdi	alu	_op		Α	ddr_s	Sourc	ce				D	ata_S	Sourc	e			R	d
TEST			CF	G 0_(0_0	0	1	0	C	COND)	1	0	UF	0	0	alu	_op							rs	D		lm	medi	ate E)T			
TEST			CF	G 0_(0_0	0	0	1	C	COND)	1	0	UF	0	0	alu	_op							rsD	[0]	rsD	[1]						

This instruction performs an ALU operation and update the FLAG values, but NO register is written. The operation can be done between 2 registers or a register and an Immediate Value.

Possible ALU operations are +, -, AND and ASR.

ASSEMBLER EXAMPLES:

TEST -op(r3 - #3)	>	Update	the	flags	with	the	Instruction r3-3	
TEST -op (r4 AND #b11)	>	Update	the	flags	with	the	Instruction r3 AND	3

5.5.2 Register Instructions

Instruction with HEADER = 100. This set of instructions change Register values (General Purpose, Special Function , WaveParam and r_w)

5.5.2.1 REG WR

INTRUCTION	SRC	DST	15 14 13	12	11	10	9 8	7	6	5	4	3	2	1	0	55 51	50	45	44	39	38	31	30	23	22	15	14	7	6	0
INTROCTION	SKC	DOT	Header	Al	D)F	COND		reg_	_src	UF	Wr	Rdi	alu_	_op	A	.ddr_S	ourc	ce				Da	ata_S	ourc	е			Ro	d
REG_WR	op	REG	WR 1_0_0		1	0	COND		0	0	uf		alu	_op							rsD	[0]		lmi	nedia	ate D	Т		Ro	d
REG_WR	imm	REG	WR 1_0_0		0	1	COND		1	1	UF	0	0	alu_	_op		-				rsD	[0]	rsD	[1]		lmm_	_dt		Ro	d
REG_WR	label	REG	WR 1_0_0		0	1	COND		1	1	UF	0	0	alu_	_op						rsD	[0]	rsD	[1]		Lab	el		Ro	d
REG_WR	dmem	REG	WR 1_0_0	1	0	1	COND		0	1	UF	0	0	alu_	_op	imm	_addr		rsA	[1]	rsD	[0]	rsD	[1]		-			Ro	d
REG_WR	dmem	REG	WR 1_0_0	0	0	1	COND		0	1	UF	0	0	alu_	_op		rsA[[0]	rsA	[1]	rsD	[0]	rsD	[1]					Ro	d

This instruction performs a register write, the destination register can be a *sreg*, a *dreg*, *wreg* or *r_wave*. Data Source can be an ALU operation (**op** '00'), a 32-bit Data Memory (**dmem** '01'), a 128-bit WaveParam (**wmem** '10') or an Immediate Value(**imm** or **label** '11').

Sources

- op > ALU Source
 - o If Source is ALU ('00'), no SDT (Second Data Task) can be done. The Operation can be done between 2 registers (*dreg*, *sreg* or wreg) or a register(*dreg*, *sreg* or wreg) and a 24-bit Immediate Value.
 - This instructions is conditional.
- imm > Immediate Value Source
- label > Used to store in a register (usually **r_addr**) the address of a label in the program memory.
- dmem > Data Memory Source (Read Data memory Command)
 - o If Source is Data Memory (01) or Immediate Value(11), a TEST operation can be done as a SDT.
 - This instructions are conditional.

INTRUCTION	SRC	DST	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	55	51	50	45	44	39	38	31	30	23	22	15	14	6	0
INTRUCTION	SRC	DOI	Н	leade	er	Al	D	F	(CONE)	ТМ	DI	UF	Wr	Rdi	alu	_op		A	ddr_s	Sourc	ce				D	ata_S	Source	е		(Rd)	,
DMEM_WR	imm	DMEM	WN	/I 1_0	0_1	1	1	1	(CONE)	0	DI	uf	wr	Rdi	alu	_op	i	mm_	addı		rsA	[1]				imm	_dt			Rd	
DMEM_WR	op	DMEM	WN	И 1_C	0_1	0	0	1	(CONE)	0	DI	uf	wr	Rdi	alu	_op			rsA	[0]	rsA	[1]	rsD	[0]	rsD	[1]		lmm _.	_dt	Rd	

- wmem > WaveParam Memory Source (Read WaveParam memory Command)
 - o If Source is WaveParam Memory(10), the destination register is the *r_wave*.

- SDT can be done. Write Wave, and Write Port can be done as a Second Wave (SWT) and Port (SPT) Task.
 The SPT Source can be the *r_wave* or the WaveParam Memory Data.
 - This instruction is NOT conditional.

ASSEMBLER EXAMPLES:

REG_WR r0 imm #0	> Stores in r0 value 0
REG_WR r1 op -op(s_rand)	> Stores in r1 random number
REG_WR r2 op -op(r1 ASR #1)	> Stores in r2 Arithmetic shift right once r1
REG_WR r3 dmem [&10]	> Stores in r3 Data Memory Address 10
REG_WR r4 dmem [r2 + &10]	> Stores in r4 Data Memory Address r2+10
REG_WR r_wave wmem [&0]	> Stores in r_wave WaveParam Memory Address 0
REG_WR s_addr label PROC_1	> Stores in s_addr address of label PROC_1.

If a wave is read from memory to r_wave, a second task instruction can be done to update a new value in a register. REG_WR r_wave wmem [&3] -wr(w1 imm) #123

This instruction will load the waveform on address3, but will copy the NEW 123 phase instead of the one in the memory. and modifies the phase



5.5.3 Memory Instructions

Instruction with HEADER = 101. This set of instructions write Memory values (Data and WaveParam)

For data address are 4 addressing modes, and for wave address only 2. Wreg cannot be used as an address.

5.5.3.1 DMEM_WR

INTRUCTION	SRC	DST	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	55	51	50	45	44	39	38	31	30	23	22	15	14	7	6	0
INTRUCTION	SRC	DST	Н	leade	er	Al	D	F	(CONE)	MT	DI	UF	Wr	Rdi	alu	_op		Α	ddr_S	Sourc	ce				Da	ata_S	Sourc	e			(R	d)
DMEM_WR	imm	DMEM	WN	/I 1_0)_1	1	1	1	(CONE)	0	DI	uf	wr	Rdi	alu_	_op	i	imm_	_addr		rsA	[1]				imm	_dt				R	d
DMEM_WR	op	DMEM	WN	/I 1_0)_1	0	0	1	(CONE)	0	D	uf	wr	Rdi	alu_	_op			rsA	[0]	rsA	[1]	rsD	[0]	rsD	[1]		lmm	_dt		R	d

This instruction performs a Data Memory Write instruction, the destination address is rsA[0]+rsA[1], where rsA[0] can be a register address or a literal value, depending on the AI bit. Register rsA[1] can only be a *dreg* or a s*reg*. The immediate address is stored in rsA[0], so the maximum immediate address is 11 bits.

- A Write Data Register operation can be done as a (Second Data Task) SDT.
- This instruction is conditional.

ASSEMBLER EXAMPLES:

DMEM_WR [&0] imm #10	> Stores in Data Memory Address 0, Value 10
DMEM_WR [r1] op -op(r0 + #1)	> Stores in Data Memory Address pointed by r1 value of the operation r0 + 1
DMEM_WR [r1+r3] op -op(r_freq)	> Stores in Data Memory Address pointed by r1+r3, value of the freq parameter(w0)
DMEM_WR [r1+&4] imm #10 -wr(r5 op) -op(r2+r3)	> Stores in Data Memory Address pointed by r1+4, value 10 >>SDT: Writes in r5=r2+r3

5.5.3.2 WMEM_WR

INTRUCTION	SRC	DST	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0	0	55 51 50 45	44 39	38 31	30 2	3 22	15 14	4 7	6	0
INTRUCTION	SRC	DOT	Н	leade	r	A	D	F	Ww	Ps	Wp	MT	TI	UF	Wr	Rdi	alu_op	p	Addr_Source	(PORT)		Time / [ata So	ource		(R	d)
WMEM_WR	r_wave	WMEM	WN	/I 1_0	_1	1	1	1	Ww	Wr	Wp	1	1	0	0	0	0		imm_addr	(PORT)			Гіте				
WMEM_WR	r_wave	WMEM	WN	/I 1_0	_1	1	1	1	1	0	Wp	1	0	uf	wr	Rdi	alu_op	р	imm_addr	(PORT)		in	nm_dt			R	.d
WMEM_WR	r_wave	WMEM	WN	/ 1 1_0	_1	0	0	1	1	1	Wp	1	0	uf	wr	Rdi	alu_op	р	. rsA[0]	(PORT)	rsD[0]	rsD[1]		lmm_c	lt	R	.d

This instruction performs a WaveParam Memory Write instruction, the destination address can be a Literal value or a register value, depending on the Al bit. The Source of the data is always the 128-bit **r_wave** register.

- Write Data Register or TEST operation can be done as a (Second Data Task) SDT.
- Write Port can be done as a Second Port Task (SPT). The SPT Source can be the r_wave or the previous WaveParam Memory Data on the address selected (Before the Write).
- This instruction is NOT conditional

WMEM WR [&0]	> Stores in WaveParam Memory Address 0, the
MHELT_MK [00]	<pre>r_wave value</pre>
	> Stores in WaveParam Memory Address
	pointed by r1 the r wave value
WMEM_WR [r1] -wr(r_freq op) - op(r freq+#10)	>>SDT: Increment r freq value in 10.
op(r_ired, #10)	The value stored in memory is previous the
	increment.

	> Stores in WaveParam Memory Address 3 the
WMEM WR [&3] -wr(r gain op) -op(r gain+#25) -	<pre>r_wave value</pre>
wp(r_wave) -p3	>>SD: Increment the gain value in 25
	>>SPT: Writes the r_wave to Waveport 3
t	




5.5.4 Port Instructions

Instruction with HEADER = 110. This set of instructions Operates with Ports (Data and WaveParam)

5.5.4.1 DPORT_WR

INTRUCTION	SRC	DST	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	55	51	50	45	44	39	38	31	30	23	22	15	14	7	6	0
INTRUCTION	SRC	DOI	Head	der	Al	D	F	0	Ps	Wp	PT	TI	UF	Wr	Rdi	alu_	op	Da	ata_S	Sourc	e	(POI	RT)		T	ïme	/ Da	ta So	urce			(Rd	l)
DPORT_WR	imm	DPORT	WP 1_	1_0	1	1	1	0	DI	1	0	1	0	0	0	0)	in	nm_l	DATA	4	(POF	RT)				Tin	ne					
DPORT_WR	reg	DPORT	WP 1_	1_0	0	0	1	0	DI	1	0	0	uf	wr	Rdi	alu_	op			rsA	[0]	(POF	RT)	rsD	[0]	rsD	[1]		lmm	_dt		Rd	ı



This instruction performs a Data Port Write. The destination port is always a literal value, the time can be a immediate value or **s_usr_time** (**s14**). The Source Data can be a Literal or a reg

- A Write Data Register or TEST operation can be done as a (Second Data Task) SDT. If a SDT is present in the instruction, TIME should be *s_usr_time*.
- The immediate value should be 11 bits. (bits 55:45)
- This instruction is NOT conditional


The immediate value for port write in this case should go without #. The # is used for the imm value of the SDT

ASSEMBLER EXAMPLES:

DPORT_WR p0 imm 1 @125	> Writes the value 1 in port 0 at time 125
	> Writes the value 3 in port 1 at the time
DPORT_WR p1 imm 3 -wr(r1 imm) #2	specified in s_out_time .
	>>SDT: Write imm value 2 in r1
	> Writes the value 5 in port 2 at the time
DPORT_WR p2 imm 5 $-wr(r1 \text{ op}) -op(r1-#1) -uf$	\ !
	>>SDT: Decrements r1 and update the flags.
DPORT WR p0 reg r3 @100	> Writes the value on register r3 in port 0 at
DFORT_WR PO Teg 15 0100	time 100
	> Writes the value on register r4 in port 1 at
DPORT_WR p1 reg r4 -wr(r1 imm) #7	the time specified in s_out_time .
	>>SDT: Write imm value 7 in r1
	> Writes the value of register r1 at the
DPORT_WR p2 reg r5 -wr(r1 op) -op(r1+r2)	output port 2
	>>SDT: Write Register r1=r1+r2.

5.5.4.2 TRIG

INTRUCTION	SRC	DST	15 14 13	12	11	10	9	8	7	6	5	4	3	2	1	0	55	51	50	45	44	39	38	31	30	23	22	15	14	7	6	0
INTRUCTION	SKC	DOT	Header	Al	D	F	0	Ps	Wp	PT	TI	UF	Wr	Rdi	alu	_op	Da	ata_S	Sourc	e	(PO	RT)			Time	e / Da	ta So	ource			(R	d)
TRIG	set	TRIG	WP 1_1_0	1	0	0		1	1	0	1	0	0	0	(0		1			(PO	RT)				Tir	ne					
TRIG	clr	TRIG	WP 1_1_0	1	0	0		1	1	0	0	uf	wr	Rdi	alu	_op		0			(PO	RT)	rsD	[0]	rs[0[1]		lmm	n_dt		R	d



This instruction performs a Trigger Port Write. The destination port is always a literal value, the time can be a immediate value or s out time(s14). The Source Data is a Literal.

A Write Data Register or TEST operation can be done as a (Second Data Task) SDT. If a SDT is present in the instruction, TIME should be **s** out time.

This instruction is NOT conditional

ASSEMBLER EXAMPLES:


TRIG p0 set @150	> Writes a digital ONE in the trigger port 0 at time 150
TRIG p1 clr -wr(r1 imm) #2	> Writes a digital ZERO in the trigger port 1 at the time specified in s_out_time . >>SDT: Write imm value 2 in r1
TRIG p2 set	<pre>> Writes a digital ONE in the trigger port 2 at the time specified in s_out_time.</pre>

5.5.4.3 DPORT_RD

INTRUCTION	SRC	DST	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	55	51	50	45	44	39	38	31	30	23	22	15	14	7	6	0
INTROCTION	SICO	551	H	leade	er		D	F	0	Ps	Wp	PT	TI	UF	Wr	Rdi	alu	_op		A	ddr_8	Sourc	ce				D	ata_	Sourc	e			(R	d)
DPORT_RD	PORT_IN	sreg	WI	P 1_1	1_0		1	0		0	0	0	0	uf	wr	Rdi	alu	_op					(PO	RT)	rsD	[0]			lmm	_dt			R	D

This instruction performs a Data Port Read. The destination registers are always Special registers **port_I**(s8) and **port_h** (s9). The source port is a literal value.

A Write Data Register or TEST operation can be done as a SDT. This instruction is NOT conditional



DPORT_RD p0	> Reads the value of the Port 0.
	> Reads the Port 1
DPORT_RD p1 -wr(r15 op) -op(r1-#1) -uf	>> SDT: Write in register r15=r1-1 and
	updates flags.
CLEAR port	> Clear the port_dt_new flags
WAIT port dt	> WAIT until new data arrives to some port
DPORT_RD p0	> READ port 0 (1 Clock)
REG_WR r5 op -op(s_port_1)	> Use the data from port0


5.5.4.4 WPORT_WR

INTRUCTION	SRC	DST	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	55 51	50 45	44 39	38 31	30 23	22 1	5 14	7	6	0
INTRUCTION	SRC	DOT	H	leade	er	Al	D	F	Ww	Ps	Wp	PT	TI	UF	Wr	Rdi	alu_c	ор	Addr_9	Source	(PORT)		Data_	Source			(Ro	d)
WPORT_WR	r_wave	WPORT	W	P 1_1	_0	1	1	1	Ww	Wr	1	1	1	0	0	0	0		imm_	addr	(PORT)		Ti	me				
WPORT_WR	r_wave	WPORT	W	P 1_1	_0	0	1	1	Ww	1	1	1	0	uf	wr	Rdi	alu_c	ор		rsA[0]	(PORT)		imr	n_dt			RI	D
WPORT_WR	wmem	WPORT	W	P 1_1	_0	1	0	1	Ww	0	1	1	0	uf	wr	Rdi	alu_c	ор	imm_	addr	(PORT)	rsD[0]	rsD[1]	lr	mm_dt		RI	D

This instruction performs a WaveForm Port Write. The destination port is always a literal value. The time can be the special register <code>s_out_time</code> (s14), or an Immediate Value, depending on the TI bit. The Source Data can be the 128-bit <code>r_wave</code> register or a WaveParam Memory value, addressed literal or registered.

If s_out_time is used as a time source, a Write Data Register or TEST operation can be done as a SDT.

This instruction is NOT conditional ASSEMBLER EXAMPLES:



WPORT WR p0 r wave	> Writes the r_wave in port 0 at the time
	specified in s_out_time.
WPORT_WR p1 r_wave @125	> Writes the r_wave in port 0 at time 125
	> Writes the value of WaveParam Memory
WPORT WR wmem [&2] p2 -wr(r1 op) -op(r1+#1)	address 2 in port 2 at the time specified
WFORI_WR WHICH [&Z] PZ -WI(II OP) -OP(II+#I)	in s_out_time
	>> SDT: Increments r1. No flag update.

5.5.5 Branch Instructions

Instruction with HEADER = 001. This set of instructions operates the Program Counter (PC).

5.5.5.1 JUMP

INTRUCTION	SRC	DST	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	55	51	50	45	44	39	38	31	30	23	22	15	14	7	6	0
INTRUCTION	380	DOT	H	leade	er	Al	D	F	(CONE)	ВТ	ret	UF	Wr	Rdi	alu	_op	A	ddr_s	Sourc	e					D	ata_S	Sourc	ce			(R	d)
JUMP		sreg	BF	₹ 0_0	_1	0	1	0	(CONE)	0		uf	wr	Rdi	alu	_op							rsE	[0]		lm	medi	ate E	T		RI	D
JUMP		imm	BI	₹ 0_0	_1	1	0	1	(CONE)	0		uf	wr	Rdi	alu	_op	i	imm_	_addr				rsE	[0]	rsE	[1](RI	D

This instruction performs a change in the PC, making the program jump to a specified program address. The destination address can be a literal value or the special register **r_addr** (**s1r**), depending on the AI bit.

A Write Data Register or TEST operation can be done as a (Second Data Task) SDT.

This instruction is conditional.

If address is a label the [] should not be written.

The assembler for this instruction has 4 reserved words.

- "HERE" is the same address than the JUMP instruction. Is used to stay on the same address (To create a Wait Intruction)
- "PREV" is the previous instruction. Jump to the address PC-1
- "NEXT" goes to the next instruction. Jump to the address PC+1
- "SKIP" skip the next instruction. Jump to the address PC+2
- "r_addr" is used to jump to the address specified by the special function register r_addr(s15)

JUMP [&0] > Unconditional jump to Address 0.	_
--	---

JUMP HERE -if(Z)	> Stay in the same address until a external condition flag is set.
JUMP LOOP -if(NZ) -wr(r1 op) -op(r1-#1) -uf	<pre>> Jump to LOOP label if flag is NZ. >> SDT: Decrement r1 and updates the Flags.</pre>

5.5.5.2 CALL

NTRUCTION	HE	ADI	ER	ΑI)F	C	ONI	D	SO	ТО	UF		S	DI		Ad	ddre	ss S	our	е			D	ata S	Sour	се			Reg	Dest
INTROCTION	15	14	13	12	11	10	9	œ	7	6	5	4	3	2	1	0	55	50	45	44	39	38	31	30	23	22	15	14	7	6	0
CALL	0	0	1	ΑI		F	C	ONI	D	1	0	uf	wr	rdi	alu	_op	Ad	drJi	MP					D	ata S	Sour	се			Reg	Dest

This instruction performs procedure CALL. Stores the PC in the Stack and jumps to the specified address. The destination address can be a literal value or the special register **r_addr** (**s1r**), depending on the AI bit.

A Write Data Register or TEST operation can be done as a SDT.

This instruction is conditional.

5.5.5.3 RET

INTRUCTION	HE	ADE	ΞR	ΑI		F	0	ONI)	SO	ТО			S	DI		A	ddre	ss S	Sour	e			Da	ata S	Sour	се			Reg	Dest
INTRUCTION	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	55	50	45	44	39	38	31	30	23	22	15	14	7	6	0
RET	0	0	1	ΑI	D	F				1	1	uf	wr	rdi	alu_	op								Da	ata S	Sourc	се			Reg	Dest

This instruction RETURNS from a procedure CALL.

A Write Data Register or TEST operation can be done as a SDT.

This instruction is NOT conditional

5.5.6 Peripherals Control Instruction

Instruction with HEADER = 111. This set of instructions allow the user to control the Peripherals Blocks.

5.5.6.1 TIME

INTRUCTIO	M	ΗE	ADE	ĒR	ΑI		F		Op	erat	ion			C	ontr	ol		A	ddre	ss S	our	е			Di	ata S	Sour	се			Reg	Dest
INTROCTIO	1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	55	50	45	44	39	38	31	30	23	22	15	14	7	6	0
TIME		1	1	1	ΑI		F	е	d	С	b	а	0	0	0	0	1								D	ata S	Sour	ce				

TODO: CHANGE HEADER VALUE TO 010 add syntax

This instruction perform time related instructions. It can modify the value of ref_time and abs_time. It has 4 different options.

- Reset the absolute time abs time = 0
- Set Reference time to a specific value (ref_time = Source Data)
- Increase Reference Time a certain value (ref time = ref time + Source Data)
- Set the Time comparator for Time Flag.

TIME rst	> Reset absolute time.
TIME set_ref r2	> Set the reference time to value in r2
TIME inc ref #15750	> Increment the reference time
	15750(ref_time = ref_time + 15750)
TIME 30+ amp #16900	> Set the Time comparator to set the flag
TIME set_cmp #16800	after the time 16800

5.5.6.2 FLAG

INTRUCTION	HE	AD	ER	ΑI	D	F		Op	erat	ion			С	ontr	ol		A	ddre	ss S	our	е			D	ata S	Sour	се			Reg	Dest
INTROCTION	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	55	50	45	44	39	38	31	30	23	22	15	14	7	6	0
COND	1	1	1	ΑI	D	F	е	d	С	b	а	0	0	0	1	0								D	ata S	Sour	ce				

TODO: CHANGE HEADER VALUE TO 010 add syntax

This instruction clears or set the external condition flag.

The flag is set with this command, with an arithmetic operation ends and when NEW data is written in some PORT. If the flag was set by a PORT. The only way to clear is by reading the data from the port with the Dr_waveinstruction.

ASSEMBLER EXAMPLES:

FLAG set	> set the internal flag.
FLAG clear	> Clears the internal flag.
FLAG inv	> Invert the internal flag.

5.5.6.3 ARITH

INTRUCTION	HE	ADI	ER	ΑI	D	F		Op	erat	ion			C	ontr	ol							Data	Sou	urce						Reg	Dest
INTROCTION	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	55	50	45	44	39	38	31	30	23	22	15	14	7	6	0
ARITH	1	1	1	ΑI	D	F	е	d	С	b	a	0	0	1	0	0		())	P	١	E	3						

TODO: CHANGE HEADER VALUE TO 010 add syntax

A is 28 bits

B is 18 bits

C is 32 bits

D is 28 bits

This instruction perform an arithmetic operation with the FPGA DSP. Make ($D \pm A$) * $B \pm C$ Arithmetic operation in 2 clock cycles. 64-bit result value is stored in Special Function Registers s2 and s3.

With values a, b, c, d, e of the Operation Field in the OP_Code, user selects the operation. A List of operation codes are shown in Table 18: ARITH Operation Codes. There are 16 Operations

The operation is encoded with Leters P for PLUS, M for Minus and T for times. (D+A)*B-C is PTM D A B C

OPERATION >

	Val	ue		Operation	
0	0	0	0	A*B	Т
0	0	0	1	A*B + C	TP
0	0	1	0	A*B - C	TM
0	0	1	1	(D+A)*B	PT
0	1	0	0	(D+A)*B+C	PTP
0	1	0	1	(D+A)*B-C	PTM
0	1	1	0	(D-A)*B	MT
0	1	1	1	(D-A)*B+C	MTP
1	0	0	0	(D-A)*B-C	MTM




Table 18: ARITH Operation Codes

OPEI	RATION	Assembler Command	Operation Executed
Т	A * B	ARITH T r1 r2	r1 * r2
TP	A * B + C	ARITH TP r1 w_freq s_rand	r1 *w0+s1
TM	A * B - C	ARITH TM r1 s2 r3	r1 * s2 – r3
PT	(D+A) * B	ARITH PT r2 r1 w_gain	(r2 + r1) * w3
MT	(D-A) * B	ARITH PT r1 r2 r3	(r1 – r2) * r3
PTP	(D+A) * B + C	ARITH PTP r1 s_rand r3 r4	(r1 + s1) * r3 + r4
PTM	(D+A) * B - C	ARITH PTM r1 r2 r3 r4	(r1 + r2) * r3 - r4
MTP	(D-A) * B + C	ARITH MTP r1 s2 w3 r4	(r1 - s2) * w3 + r4
MTM	(D-A)*B-C	ARITH MTM r1 r2 r3 r4	(r1 - r2) * r3 - r4

ASSEMBLER EXAMPLES:

ARITH T r1 r2	> Makes r1 Times r2.
ARITH PT r1 s2 w3	> Makes (r1 Plus s2) Times w2 (r1+s2)*w2
ARITH MTP r1 s2 w3 r4	> Makes (r1 Minus s2) Times w3 Plus r4
ARIIII MIE II SZ WJ 14	(r1-s2)*w3+r4
ARITH TM r1 r2 r3	> Makes r1 Times r2 Minus r3 => r1*r2-r3
REG_WR s_cfg imm cfg_flg_div	> Select Arith End as source for FLAG condition.
JUMP HERE -if(NF)	> Wait until Arithmetic Operation ends.
<pre>REG_WR s_cfg imm src_arith</pre>	> Select Arith Data as source for CORE R DT

5.5.6.4 DIV

INTRUCTION	HE	ADI	ER	ΑI	D)F		Op	erat	ion			С	ontro	ol							Data	So	urce						Reg	Dest
INTROCTION	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	55	50	45	44	39	38	31	30	23	22	15	14	7	6	0
DIV	1	1	1	ΑI	D)F	0	0	0	0	1	0	1	0	0	0						NU	JM	DE	ΞN						

TODO: CHANGE HEADER VALUE TO 010 add syntax

This instruction configures the Division Unit Co-Processor to make an unsigned integer division. The destination registers are always Special registers **div_q(s4)** for the quotient and **div_r (s5)** for the remainder of the division.

The source data for the Numerator is always a register (**dreg**, **sreg** or **wreg**) and the denominator can be a register or a Literal Value. The divition is only made with UNSIGNED NUMBERS

DIV r1 r2	> Makes r1 / r2.
DIV r1 #100	> Makes r1 / 100
DIV #100 r1	> Makes r1 / 100 (Immediate is always the
DIV #100 II	denominator)
REG_WR r1 imm #9	> Store Dividend
REG_WR r2 imm #4	> Store Divisor
TEST -op(s status AND bit div rdy)	> Check if DIV is ready
JUMP PREV -if(Z)	> Jump if Not Ready
DIV r1 r2	> Send Command to PERIPHERAL
REG_WR s cfg imm cfg_flg_div	<pre>> Set Flag Source to div_dt_new</pre>
JUMP HERE -if(NF)	<pre>> Waits until div_dt_new</pre>
REG_WR r1 imm #9	> Store Dividend
REG_WR r2 imm #4	> Store Divisor
DIV r1 r2	> Send Command to PERIPHERAL

WAIT div_dt	> Waits until div_dt_new
REG_WR r5 op -op(s_div_q)	> Use the Divition Quotient Data

5.5.6.5 NET

INTRUCTION	HE	ADI	ER	Al)F		Op	erat	ion			C	ontr	ol							Data	Sol	urce						Reg	Dest
INTROCTION	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	55	50	45	44	39	38	31	30	23	22	15	14	7	6	0
NET	1	1	1	ΑI		F	0	0	0	0	1	1	0	0	1	0		(2)	-	4	E	3						

TODO: CHANGE HEADER VALUE TO 011 add syntax

ASSEMBLER EXAMPLES:

NET get_net	> Count nodes in network.
NET set_net	> Configure all nodes in Network.
NET sync_net	> Syncronice all nodes in Network
NET get_st	> Read data from node in network.

5.5.6.6 COM

5.5.6.7 PA / PB

INTRUCTION	HE	ADI	ER	Al	D	F	(CONI	D	AD	DR	OPERATION Data Source									Reg Dest										
INTRUCTION	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	55	50	45	44	39	38	31	30	23	22	15	14	7	6	0
PA	0	1	1	0	0	1	(CONI	D	1	0		Op	erati	on			([)	F	4	E	3						
PB	0	1	1	0	0	1	(CONI	D	1	1		Op	erati	ion			()	1	1	E	3						

This instruction generates the outputs to use an external peripheral. The operation is an integer value between 0 and 32. All the values should be registers.

- Conditional instruction.
- NOT a Timed instruction.

Restricion> C and D can not be wreg

Syntax:

PA/PB OP A {B} {C} {D} {cond}

ASSEMBLER EXAMPLES:

PA 1 r1	> Peripheral A Operation 1, One Input
PB 2 r1 s_rand -if(Z)	> Peripheral B Operation 2, Two Inputs, if Flag Zero
PA 3 r1 s_rand w_freq	> Peripheral A Operation 3, Three Inputs
PB 7 r1 s_rand w_freq r2	> Peripheral B Operation 7, Four Inputs

5.5.7 Multi Instruction Commands

5.5.7.1 CLEAR

This command clears the data new status bit.

Conditions are wait for time to arrive to certain value and check for new data in some peripheral. time specified. WAIT @50 the instruction automatically subtracts the time needed for clock change domain. It will have an error of 2 clocks

Optionas are (arith, div, qnet, qcom, qpa, qpb, all)

ASSEMBLER EXAMPLES:

```
WAIT time @160
                                               > WAIT to time 160
  TEST -op(tuser - #150)
  JUMP HERE -if(S) -op(tuser - #150) -uf
                                               > WAIT until divider is ready
WAIT div rdy
  TEST -op(s10 AND #h4)
  JUMP HERE -if(Z) -op(s10 AND #h4) -uf
                                               > WAIT until new data in divider
WAIT div dt
  TEST -op(s10 AND #h8)
  JUMP HERE -if(Z) -op(s10 AND #h8) -uf
WAIT port_dt
                                               > WAIT until new data arrives to port.
  TEST -op(s10 AND #h8000)
  JUMP HERE -if(Z) -op(s10 \text{ AND } \#h8000) -uf
```

5.5.7.2 WAIT

This command inserts two instructions in order to wait until the desired condition is meet.

Conditions are wait for time to arrive to certain value and check for new data in some peripheral.

time specified. WAIT @50 the instruction automatically subtracts the time needed for clock change domain. It will have an error of 2 clocks.

Options are (time, div_rdy, div_dt, qpa_rdy, qpa_dt)

WAIT time @160			> WAIT to time 160
TEST -op(tuser -	#150)		
JUMP HERE $-if(S)$	-op(tuser -	#150) -uf	
WAIT div rdy			> WAIT until divider is ready
TEST -op(s10 AND	#h4)		
JUMP HERE $-if(Z)$	-op(s10 AND	#h4) -uf	
WAIT div dt			> WAIT until new data in divider
TEST -op(s10 AND	#h8)		
JUMP HERE $-if(Z)$	-op(s10 AND	#h8) -uf	
WAIT port dt			> WAIT until new data arrives to port.
TEST -op(s10 AND	#h8000)		
JUMP HERE -if(Z)	-op(s10 AND	#h8000) -uf	

6 PYTHON INTERFACE

When the gick Ibrary is imported, also the gick_processor driver is imported.

```
The qick_processor driver > /qick_lib/qick/drivers/tproc.py
##### Load FGPA BitStream
soc = QickSoc('./zcu 216 net.bit')
```

Commands in

time_reset()	Reset time
time_update()	Update time value
start()	Start the qick_processor
stop()	Stop the qick_processor
reset()	Reset the qick_processor
core_start()	Start the Core
core_stop()	Stop the Core
single_read(mem_sel, addr)	Read single Data (32-bit) from memory
single_write(mem_sel, addr)	Write single Data (32-bit) to memory
load_mem(mem_sel, buff_in)	Write to memory using DMA
read_mem(mem_sel, addr, lenght)	Read from memory using DMA
load_Pmem(mem_dt)	Load Program memory

time update()

Time parameter to update is in AXI_W_DT1

ASSEMBLER EXAMPLES:

```
soc = QickSoc('./zcu_216_net.bit') > Load FPGA
soc.tproc.Load_PMEM(p_bin) > Load Program Memory
soc.tproc.start > Start the qick_processor
soc.tproc.stop > Stop the qick_processor
```

When the qick lbrary is imported, also the assempler is imported.

```
The assembler script > /qick lib/qick/tprocv2 assembler.py
```

The class Assembler

- file_asm2bin(file) > generates the executable binary from an assembler file
- str_asm2bin(str) > generates the executable binary from an assembler string variable
- file_asm2list(file) > generates instruction list from an assembler file
- str asm2list(str) > generates instruction list from an assembler string variable
- list2asm(list, alias) > generates the asm code from an instruction list.
- list2bin(list, alias) > generates the binary from an instruction list.

The program to be executed in the qick_processor core can be provided from 3 sources.

- Assembler file > Edited externally and assembled with python, processed and assembled.
- String variable > Edited in the same Jupyter notebook and then processed and assembled
- Command List > A list of commands and label address needed to generate the binary code.

COMMAND LIST EXAMPLES:

```
proq list = []
Dict Label = { 'r addr':'s15'
                                                            ,'OP':'MSH s7' } )
                                   , 'DST':'r1', 'SRC':'op'
prog list.append({'CMD':"REG WR"
                                   , 'DST':'4' , 'SRC':'wmem','ADDR':'r0' }
prog list.append({'CMD':'WPORT WR'
prog list.append({'CMD':'DPORT WR' , 'DST':'0' , 'SRC':'reg' ,'DATA':'r0' }
Dict Label['END'] = '&' + str(len(prog list)+1)
prog_list.append({'CMD':'JUMP'
                                   , 'LABEL':'END' } )
              = Assembler.list2bin(prog list, Dict Label)
p_bin
             = Assembler.list2asm(prog_list, Dict_Label)
p_asm
soc.tproc.Load_PMEM(p_bin)
print(p asm)
```

6.1 LABELS

When assembled (linked) the Labels are converted to immediate values. In order for the function list2asm to recover the immediate value to a Label in the generated assembler file. If the lablel start wih 'F_' or 'S_' or 'T_' it will leave a blank line.

Will Generate the asm code and the binary for the memory>

```
INIT:
    REG_WR r1 op -op(MSH s7)
    WPORT_WR p4 wmem [r0]
END:
    JUMP END
```

ASSEMBLER EXAMPLES:

The instruction list is a list of dictionary, with the instructions to execute.

The Keys for the instructions are:

Dictionary	
------------	--

Description	Key	Example
Command	CMD	'CMD':"REG_WR"
Destination	DST	'DST':"r_wave"
Data Source	SRC	'SRC':"wmem"
Operation	OP	'OP':"r2-r1"
Literal Value	LIT	'LIT':"5"
Label	LABEL	'LABEL':"INIT"
Memory Address	ADDR	'ADDR':"&1"
Out Port for Write Port Instructions	PORT	'PORT':"1"
Data used for DPORT instruction	DATA	'DATA':"1"
Time value for Write Port Instructions	TIME	'TIME':"100"
Conditional Execution	IF	'IF':"Z"
Update Flag	UF	'UF':"1"
Write Register as SDT	WR	'WR':"r1 imm"
Write Port as SPT	WP	'WP':"r_wave"
Write Wave Memory as SWT	WW	'WW':"-ww"
DIV Numerator	NUM	'NUM':"r1"
DIV Denominator	DEN	'DEN':"r2"
Custom Operation	C_OP	'C_OP':"5"
Custom Operation Register 1	R1	'R1':"r1"
Custom Operation Register 2	R2	'R2':"s_rand"
Custom Operation Register 3	R3	'R3':"w_freq"
Custom Operation Register 4	R4	'R4':"zero"
Line Number (For debugging)	LINE	'LINE':"2"

Table 19: Instruction List Dictionary Key values

7 ARCHITECTURE DETAILS

Type 0 is Data, Type 1 is Wave

All qick_processor instruction are 1 Cycle, with the option of executing more than one task per instruction. For some instruction combination the processor can stall for one or 2 cycles to complete the previous task.

T_clk should be FATSER than c_clk. For cdc

The LIFO for CALL-RET is depth 8.. So 8 calls can be anidated...

- When branching, 2 clock cycles are needed to empty the pipeline.
- When a conditional instruction is executed, condition should be calculated previously, and it takes 2 clock cycles.




Figure 12: Time Control State Machine

CORE_START > When the core_start event is generated the core is reset and goes to the c_run state where the core is running the program stored in the PMEM.

CORE_STOP > When the *core_stop* event is generated the core is stopped. All the registers values remain but the PC does not increment and no instruction is executed.

RUN > This event changes the state of the core from C STOP to C RUN.

When the core is reset, the Program Counter (PC) is set to address 0, all the FIFOS are flushed, all the peripheral status bits (new data and ready) are reset, the flags are set to 0, and all the sreg, dreg and wreg are clear. The LFSR is not cleared.

7.1.1 Core Control

CORE_START > This event is triggered by the start, and the core_start Commands. When the *core_start* event is generated the core is reset and goes to the c_run state where the core is running the program stored in the PMEM.

CORE_STOP > When the *core_stop* event is generated the core is stopped. All the registers values remain but the PC does not increment and no instruction is executed.

RUN > This event changes the state of the core from C_STOP to C_RUN.

When the core is reset, the Program Counter (PC) is set to address 0, all the FIFOS are flushed, all the peripheral status bits (new data and ready) are reset, the flags are set to 0, and all the sreg, dreg and wreg are clear. The LFSR is not cleared.




Figure 13: Core State Machine


7.1.2 Time Control

TIME_RST > When the time_rst event is generated the time counter and the reference time are reset (time_abs and ref_time). And after time counter start counting.

TIME_INIT > When the time_init event is generated the time counter and the reference time are reset (time_abs and ref_time). And after time counter start counting.

TIME_UPDATE > This event changes the state of the core from C_STOP to C_RUN.

When the core is reset, the Program Counter (PC) is set to address 0, all the FIFOS are flushed, all the peripheral status bits (new data and ready) are reset, the flags are set to 0, and all the sreg, dreg and wreg are clear. The LFSR is not cleared.



When the processor makes a PORT_WR the data is pushed into the FIFO. It takes 2 clock cycles to the FIFO to Update the value to the OUTPUT. One more clock cycle for the Comparator to compare the value of the TIME in the FIFO with the tima_abs. The the POP signal is set and with one register for speed we have the ouput in the PORT, 5 clocks after was written by the qick_processor.

7.1.3 Configurable Parameters

- IN_PORT_QTY > Data Port In quantity (Up to 8)
- OUT_DPORT_QTY > Data Port Out quantity (Up to 4)
- OUT_WPORT_QTY > Wave Port Out quantity (Up to 16)
- PMEM_AW: Program Memory Address width. This parameter defines the Program Memory Size.
- DMEM_AW: Data Memory Address width. This parameter defines the Data Memory Size.
- WMEM_AW: Wave Memory Address width. This parameter defines the Wave Memory Size.
- REG_AW > Data Registers (Up to 32)

Values for Memory size Port quantity and register amount can be modified in order to make a smaller and Faster processor

Processor Options Number of Cores (Not Available YET) General Purpouse Register Address Width 5 [3 - 5] User can define the amount of 32-bits General Purpouse Data registers. This value impacts on the max freq of the processor. Core Memory Program Mem Address Width [8-16] 10 Data Mem Address Width 10 [8 - 16] WaveParam Mem Address Width 10 [8 - 11] **OUT Port Configuration** Trigger OUT Quantity [1 - 8] Data OUT Port Quantity 1 [1 - 4] Out Dport Dw 4 [1 - 32] Wave OUT Port Quantity 2 [1 - 16] **IN Port Configuration** Data IN Port Quantity 1 [1 - 16] Peripherals ✓ Random Number Generator ✓ Integer Divider Arithmetic Co-Processor ✓ Time User Read (Python and tProc) External Inputs tProc Control Pins Debug **External Peripherals** ✓ TimeNet Interface ☐ External Custom Peripheral Interface

Figure 14: Configuration of qick_processor

7.2 READING PORTS

To read ports.

```
CLEAR port 

CLEAR port 

WAIT port_dt 

WAIT until new data arrives to some port 

(6 Clocks-STALL for FLAG)

DPORT_RD p0 

REG_WR r5 op -op(s_port_l) 

Clear the port_dt_new flags 

WAIT until new data arrives to some port 

(6 Clocks-STALL for FLAG)

> READ port 0 (1 Clock) 

> Use the data from port 0 

(3 Clocks-STALL for data)
```

7.3 PIPELINE STAGES

Fetch - Decode - ReadReg - Execute First - Execute Second-Write Back


Fecth > Get the Instruction From Memory

Decode > Generates all the Control signals from the OP_CODE and Access the Register Bank and Get all the Data signals Read > Get the Data from the Pipeline if was previously processed.

Execute_First > Calculate the ALU Operation, Calculates the DataMem and Wmem Address. Update the ALU FLAGS

Execute_Second > Read/Write Data Memory or Wave Memory

Write_Reg > Write the Final Result to the register Bank or to the Output Port.



7.4 HAZARDS

Hazard to sreg used as address are not verified.

7.5 CLOCK INFORMATION

The block has several clocks.

T_clk > Clock used to count time. This should be the FASTEST clock.

C_clk > Clock used to run the processor. Period equal or greater than t_clk (Frequency Should be equal or slower than t_clk)

PS_clk > Clock used to communicate with the PS. Is the clock of the AXI.


7.6 SIGNALS NAMES AND CONVENTION

7.7 FIFO SELECTIONS

The depth of the WFIFO, DFIFO and TFIFO can be selected. The table shows the utilization depending on the amount of bits used to address the FIFO.

Bits	RAM36	RAM18	CLB-LUT	CLB-FF	Distributed RAM
6	8	0	6587	6731	1168
7	20	0	5852	5034	352
8	23	0	5447	4782	0
9	23	0	5509	4838	0
10	37	2	5538	4895	0


Parameter	Value
DEBUG	NO
PERIPH	NO
FIFO_DEPTH	8
PMEM_AW	8
DMEM_AW	8
WMEM_AW	8
REG_AW	4
IN_PORT_QTY	1
OUT_TRIG_QTY	1
OUT_DPORT_QTY	1
OUT_DPORT_DW	4
OUT_WPORT_QTY	1





DEBUG	REG
PERIPH	ALL
FIFO_DEPTH	9
PMEM_AW	8
DMEM_AW	8
WMEM_AW	8
REG_AW	5
IN_PORT_QTY	16
OUT_TRIG_QTY	8
OUT_DPORT_QTY	4
OUT_DPORT_DW	32
OUT_WPORT_QTY	16





Smaller Version >

No external Signals, No peripherals

FIFO_DEPTH = 8, PMEM_AW = 8, DMEM_AW = 8, WMEM_AW = 8, REG_AW = 4,

IN_PORT_QTY = 1, OUT_TRIG_QTY = 1, OUT_DPORT_QTY = 1, OUT_DPORT_DW = 4, OUT_WPORT_QTY = 1

Bigger Version > All external Signals, All peripherals

FIFO DEPTH = 9, PMEM AW = 16, DMEM AW = 16, WMEM AW = 11, REG AW = 5,

```
IN_PORT_QTY = 16, OUT_TRIG_QTY = 8, OUT_DPORT_QTY = 4, OUT_DPORT_DW = 32, OUT_WPORT_QTY = 16
```

QICK Version > All external Signals, All peripherals

```
FIFO_DEPTH = 9, PMEM_AW = 10, DMEM_AW = 10, WMEM_AW = 10, REG_AW = 5, IN_PORT_QTY = 4
OUT_TRIG_QTY = 4, OUT_DPORT_QTY = 1, OUT_DPORT_DW = 4, OUT_WPORT_QTY = 1
```

VERSION	RAM36	RAM18	DSP48	CLB-	CLB-	CARRY8	F7MUXES	Distributed	Logic	Net	Total
				LUT	FF			RAM			
SMALLER	16	2	4	3938	3438	28	654	0	1.5	1.5	3
BIGGER	307	13	30	10636	11515	226	1434	0	3.7	1.5	5.2
QICK	37	0	14	6519	5997	227	920	0	1.7	1.5	3.2

8 DEBUGGING

PYTHON EXAMPLES:

```
print('Program FPGA')
soc = PfbSoc('./tproc.bit', ignore_version=True, init_clks=True)
print('Write Program Memory')
wr_buff = program_memory
soc.tproc.tproc_cfg
dma.sendchannel.transfer(wr buff)
dma.sendchannel.wait()
                          = 0
soc.tproc.tproc_cfg
print('Reset tProc')
soc.tproc.tproc_ctrl
                          = 1 # RST
print('Start Processing')
                          = 16 # PLAY
soc.tproc.tproc ctrl
print('Set External Condition')
soc.tproc.tproc ctrl
                          = 1024 # FLAG set
print('Stop Processing')
                          = 2 # STOP
soc.tproc.tproc ctrl
print('Read Data from tProc')
tproc time usr = soc.tproc.time usr
print('TIME USR: ', time usr)
tproc rand = soc.tproc.rand
print('RAND: ', tproc rand)
tproc d1 = soc.tproc.tproc ext dt1 o
print('TPROC EXT DT O: ', tproc d1)
```

```
tproc_d2 = soc.tproc.tproc_ext_dt2_o
print('TPROC_EXT_OP_O: ', tproc_d2)
print('Continue Processing')
                      = 16 # PLAY
soc.tproc.tproc ctrl
print(Read Data Memory')
                         = 0
soc.tproc.mem addr
soc.tproc.mem len
                         = 522
soc.tproc.tproc.cfg = 9
dma acc recv.transfer(rd buff)
dma acc recv.wait()
                         = 0
soc.tproc.tproc_cfg
print(rd_buff)
```

The Block gick processor has a Parameter clles DEBUG.

When this parameter is 0, there are no debug signals connecte.

The AXI registers t_status and t_debug are 0

Write (and read) to (from) memories from the PS interface can be done in two different ways. Using a 256-bit DMA controller or with an AXI command.

Using the DMA

The start logic of the transactions triggers on a rising edge of the tproc_cfg[0]:

	TPROC_CFG										
Operation	VALUE	ВА	NK	SRC	ME	ĒΜ	OP	S			
Operation	VALUE	6	5	4	3	2	1	0			
DMA Write PMEM	7					1	1	1			
DMA Read PMEM	5					1		1			
DMA Write DMEM	11				1		1	1			
DMA Read DMEM	9				1			1			
DMA Write WMEM	15				1	1	1	1			
DMA Read WMEM	13				1	1		1			
Single Write PMEM	23			1		1	1	1			
Single Read PMEM	21			1		1		1			
Single Write DMEM	27			1	1		1	1			
Single Read DMEM	25			1	1			1			
Single Write WMEM	31			1	1	1	1	1			
Single Read WMEM	29			1	1	1		1			

Table 20: Memory Operation Configuration

To Write 512 values to the Data Memory, starting in the address 127, First the tProcessor should be configured and then, the DMA can be started as follow:

- Write a 512 in AXI-register mem len
- Write a 127 in AXI- register mem_addr
- Write a 11 (1011b) in AXI- register **tproc_cfg** DMA Write DMEM
 - o tproc_cfg[0] (START) should be 1, to start the transfer state machine.
 - o tproc cfg[1] (Memory Operation) should be 1, to set a Write operation.
 - o tproc_cfg[3:2] (Memory Bank Selection) should be 10, to select Data Memory
- Make DMA Transfer
- Write a 0 in AXI- register tproc cfg

ASSEMBLER EXAMPLE:

<pre>soc = QickSoc('./zcu_216_net.bit')</pre>	> Load FPGA
<pre>print('Write Program Memory')</pre>	
<pre>length = len(program_memory)</pre>	> Get memory Size
soc.tproc.mem addr = 0	> Set Start Address
soc.tproc.mem_len = length	> Set Data Memory Lenght
$soc.tproc.tproc_cfg = 7$	> Configure Memory BLock
dma.sendchannel.transfer(wr buff)	> Make DMA Transfer
dma.sendchannel.wait()	> Wait Until DMA ends
soc.tproc.tproc_cfg = 0	<pre>> Write a 0 in AXI- register tproc_cfg</pre>

Single Data Read

To Read a Single Value from address 123 from the Wave Memory. First the qick_processor should be configured and then, the read can be done:

- Write a 123 in AXI- register mem addr
- Write a 29 (11101b) in AXI- register tproc cfg Single Read WMEM
- Read AXI-Register mem dt o
- Write a 0 in AXI- register tproc cfg

```
soc = QickSoc('./zcu_216_net.bit')
soc.tproc.mem_addr = 123
soc.tproc.tproc_cfg = 29

data = soc.tproc.mem_dt_o
soc.tproc.tproc_cfg = 0

> Load FPGA
> Write a 123 in AXI- register mem_addr
> Write a 29 (11101b) in AXI- register

tproc_cfg - Single Read WMEM
> Read AXI-Register mem_dt_o
> Write a 0 in AXI- register tproc_cfg
```

TPROC CONTROL									
TASK	EXT	PYT	HON	CORE	CORE Time Core		Description		
Time Reset	Υ	0	1	Υ	RESET	RUN	RESET	PREVIOUS	
Time Init	Υ				INIT	RUN	RESET	PREVIOUS	Synchronize Time
Time Update	Υ	1	2	Υ	UPDATE	RUN	RESET	PREVIOUS	
Proc Start	Υ	2	4		RESET	RUN	RESET	RUN	Restart the processor

Proc Stop	Υ	3	8		STOP		STOP	Stop ALL
Core Start	Υ	4	16		PREVIOUS	RESET	RUN	For use with synchronized time in different boards. Start
Core Stop	Y	5	32		PREVIOUS		STOP	and stop only the cores.
Proc RST		6	64	RESET	RUN	RESET	STOP	
Proc RUN		7	128		RUN		RUN	
Proc PAUSE		8	256		RUN		STOP	
Proc FREEZE		9	512		STOP		RUN	Debug
Proc STEP		10	1024	INC	STOP	INC	STOP	
CORE_STEP		11	2048		PREVIOUS	INC	STOP	
TIME_STEP		12	4096	INC	STOP		PREVIOUS	

		AXI_Register Bit			
BIT	TPROC_CTRL	TPROC_CFG	CORE_CFG	READ_SEL	
0	TIME_RST	MEM_START	TECDO CEC		
1	TIME_UPDATE	MEM_OP	LFSR0_CFG	Course	
2	PROC_START	MEM_TYPE		Source	
3	PROC_STOP	(PMEM, DMEM, WMEM)			
4	CORE_START	MEM_SOURCE			
5	CORE_STOP	MEM_BANK			
6	PROC_RST	(TPROC, COREO, CORE1)			
7	PROC_RUN				
8	PROC_PAUSE	RFU	RFU		
9	PROC_FREEZE			RFU	
10	PROC_STEP	DISABLE NET_CTRL			
11	CORE_STEP	ENABLE IO_CTRL			
12	TIME_STEP	DISABLE FIFO_FULL_PAUSE			
13	FLAG_SET				
14	FLAG_CLR				

Table 21: AXI-Registers

DEBUG OPTIONS

- **Processor Reset** > Reset the time, reset the core. Time starts running and core is paused.
- **Processor Run** > Starts / Continue Core and Time.
- **Processor Pause** > Stops the execution of the current program, but time increments.
- **Processor Freeze** > Stops the time increment, but processor continues running.
- *Time Step* > Time increments ONE.

- Core Step > Core executes ONE instruction.
- **Processor Step** > Time and Core Step.

AXI-Register	Bit	Description
	0	Start Memory Operation (1-Start) To make a new, Go to 0 first.
	1	Memory Operation selection (0-Read, 1-Write)
	32	Memory Bank Selection for Operation (01-Pmem , 10-Dmem , 11-Wmem)
torac ofa	4	Memory Operation Data Source selection (0-AXIS, 1-REGISTERS (Single Read))
tproc_cfg	6:5	Memory Bank Selection (Core0, Core1)
9	9	Disable QNET Control (default 0: Yes Control from QNET)
	11	Enable IO Control (default 0: No control from IO)
	10	Debug (DISABLE FIFO_FULL_PAUSE)


BIT TPROC_STATUS TPROC_DEBUG 0 1		AXI_	REG
1 core_st 2 fifo_time 2 fifo_time 2 fifo_time 3 core_en 4 fifo_data 5 fifo_data 7 time_en 8 int_flag_r 9 ext_flag_r 10 0 11 flag_c0 12 all_tfifo_empty 13 all_dfifo_empty 14 all_wfifo_empty 15 all_fifo_full 17 all_dfifo_full 18 all_wfifo_full 19 all_fifo_full 20 tfifo_full 21 dfifo_full 22 wfifo_full 22 wfifo_full 23 fifo_ok 24 ctrl_p_start	IΤ	TPROC_STATUS	TPROC_DEBUG
fifo_time core_en decore_en decore_en decore_en fifo_time fifo_time fifo_time fifo_time fifo_time fifo_time fifo_time fifo_data ref_time ref_time ref_time fifo_data ref_time ref_time fifo_data ref_time ref_time fifo_data ref_time ref_time fifo_data ref_time ref_time	а		
2 3 core_en 4 5 6 time_st 7 time_en 8 int_flag_r 9 ext_flag_r 10 0 11 flag_c0 12 all_tfifo_empty 13 all_dfifo_empty 14 all_wfifo_empty 15 all_fifo_full 17 all_dfifo_full 18 all_wfifo_full 19 all_fifo_full 20 tfifo_full 21 dfifo_full 22 wfifo_full 22 wfifo_full 23 fifo_ok 24 ctrl_p_start	1	core_St	51.5- +1
fifo_data time_st time_en int_flag_r ext_flag_r ext_flag_r ext_flag_r ext_flag_r ext_flag_r flag_co lal_tfifo_empty all_dfifo_empty sall_fifo_empty fall_fifo_full all_wfifo_full all_wfifo_full all_fifo_full fifo_full	2		+1+o_time
5	3 c	core_en	
fifo_data time_st time_en int_flag_r ext_flag_r ext_flag_r ext_flag_r flag_c0 all_tfifo_empty all_dfifo_empty all_wfifo_empty all_fifo_full all_wfifo_full all_wfifo_full all_fifo_full dfifo_full dfifo_full wfifo_full dfifo_full ffifo_full wfifo_full wfifo_full ffifo_full ffifo_full wfifo_full wfifo_full ffifo_full ffifo_full wfifo_full ffifo_full ffifo_full ffifo_full cctrl_p_start	4		
6 time_st 7 time_en 8 int_flag_r 9 ext_flag_r 10 0 11 flag_c0 12 all_tfifo_empty 13 all_dfifo_empty 14 all_wfifo_empty 15 all_fifo_empt 16 all_tfifo_full 17 all_dfifo_full 18 all_wfifo_full 20 tfifo_full 21 dfifo_full 22 wfifo_full 23 fifo_ok 24 ctrl_p_start	5		C1 C- 4-4-
8	6	time_st	тіто_data
9 ext_flag_r 10 0 11 flag_c0 12 all_tfifo_empty 13 all_dfifo_empty 14 all_wfifo_empty 15 all_fifo_empt 16 all_tfifo_full 17 all_dfifo_full 18 all_wfifo_full 19 all_fifo_full 20 tfifo_full 21 dfifo_full 22 wfifo_full 23 fifo_ok 24 ctrl_p_start	7	time_en	
10 0 11 flag_c0 12 all_tfifo_empty 13 all_dfifo_empty 14 all_wfifo_empty 15 all_fifo_empt 16 all_tfifo_full 17 all_dfifo_full 18 all_wfifo_full 19 all_fifo_full 20 tfifo_full 21 dfifo_full 22 wfifo_full 23 fifo_ok 24 ctrl_p_start	В	int_flag_r	
11 flag_c0 12 all_tfifo_empty 13 all_dfifo_empty 14 all_wfifo_empty 15 all_fifo_empt 16 all_tfifo_full 17 all_dfifo_full 18 all_wfifo_full 19 all_fifo_full 20 tfifo_full 21 dfifo_full 22 wfifo_full 23 fifo_ok 24 ctrl_p_start	9		
12 all_tfifo_empty 13 all_dfifo_empty 14 all_wfifo_empty 15 all_fifo_empt 16 all_tfifo_full 17 all_dfifo_full 18 all_wfifo_full 19 all_fifo_full 20 tfifo_full 21 dfifo_full 22 wfifo_full 23 fifo_ok 24 ctrl_p_start	.0	0	
12 all_tfifo_empty 13 all_dfifo_empty 14 all_wfifo_empty 15 all_fifo_empt 16 all_tfifo_full 17 all_dfifo_full 18 all_wfifo_full 20 tfifo_full 21 dfifo_full 22 wfifo_full 23 fifo_ok 24 ctrl_p_start	1	flag_c0	
14 all_wfifo_empty 15 all_fifo_empt 16 all_tfifo_full 17 all_dfifo_full 18 all_wfifo_full 19 all_fifo_full 20 tfifo_full 21 dfifo_full 22 wfifo_full 23 fifo_ok 24 ctrl_p_start	2 a	all_tfifo_empty	Let_cime
15 all_fifo_empt 16 all_fifo_full 17 all_dfifo_full 18 all_wfifo_full 19 all_fifo_full 20 tfifo_full 21 dfifo_full 22 wfifo_full 23 fifo_ok 24 ctrl_p_start	.3 a	all_dfifo_empty	
16 all_tfifo_full 17 all_dfifo_full 18 all_wfifo_full 19 all_fifo_full 20 tfifo_full 21 dfifo_full 22 wfifo_full 23 fifo_ok 24 ctrl_p_start	.4 a	all_wfifo_empty	
17 all_dfifo_full 18 all_wfifo_full 19 all_fifo_full 20 tfifo_full 21 dfifo_full 22 wfifo_full 23 fifo_ok 24 ctrl_p_start	.5 a	all_fifo_empt	
18 all_wfifo_full 19 all_fifo_full 20 tfifo_full 21 dfifo_full 22 wfifo_full 23 fifo_ok 24 ctrl_p_start			
19 all_fifo_full 20 tfifo_full 21 dfifo_full 22 wfifo_full 23 fifo_ok 24 ctrl_p_start	.7 8	all_dfifo_full	
20 tfifo_full 21 dfifo_full 22 wfifo_full 23 fifo_ok 24 ctrl_p_start	.8	all_wfifo_full	
20 tfifo_full 21 dfifo_full 22 wfifo_full 23 fifo_ok 24 ctrl_p_start	.9	all_fifo_full	aut mam u dt a[710]
22 wfifo_full 23 fifo_ok 24 ctrl_p_start	0	tfifo_full	ext_mem_w_dt_o[/:0]
23 fifo_ok 24 ctrl_p_start	1	dfifo_full	
24 ctrl_p_start	2	wfifo_full	
	3	fifo_ok	
25 ctrl_p_stop	4 c	ctrl_p_start	
	5 c	ctrl_p_stop	
26 ctrl_p_rst			
27 ctrl_p_run	7	ctrl_p_run	ext_mem_addr [7:0]
28 ctrl_p_pause ext_mem_addr [8	ctrl_p_pause	exc_mem_addr. [7:0]
29 ctrl_p_freeze	9	ctrl_p_freeze	
30 aw_exec	0	aw_exec	
31 ar_exec	1	ar_exec	




The qick_processor is controlled and monitored from a python interface. Possible Commands from Python.

- Read / Write Program memory > Write or Read a program to/from the Program Memory
- Read / Write Data memory > Write or Read Data to/from the Data Memory

- **Read / Write WaveParam memory** > Write a list of Waveform to be used during the execution of the program in the WaveParam Memory.
- *Time Reset, Init, Update* > Time can be changed to reset to zero, initialized with any value or incremented a defined value.
- **Core Reset** > Reset the qick_processor. The Instruction pointer returns to Zero, all the general-purpose registers are cleared, and the FIFOs are flushed. (The AXI Registers keep their values)
- **Play** > Starts / Continue with the execution of the current program.
- **Stop** > Stops the execution of the current program. This command stops the Processor and stop the timing (time does not run). To continue running send **Play**
- Pause Core > Stops the execution of the current program, but time continues running on the tProcessor.
- Freeze Time > Stops the timing, but processor continues running.
- Debugging Commands: Processor Step, Time Step, Core Step, Read Status and Debug Signals






TIMING DETAILS>

Time counter start 2 cycles after the Processor starts.

Timing Control Instructions must cross clock domain, so it takes 2 clock to go, and 2 to return to execute. So. DO NOT execute 2 TIME instruction with less than 5 clocks on the slowest Domain.



	3130	т мем	{ar_exec, aw_exec}
	2924	I_IVIEIVI	{ext_P_mem_en, ext_P_mem_we, ext_D_mem_en, ext_D_mem_we, ext_W_mem_en, ext_W_mem_we}
	1220		{ fifo_data_empty[0], fifo_data_full[0], fifo_data_empty[1], fifo_data_full[1]}
TRROC STATUS	1916		{ fifo_wave_empty[0], fifo_wave_full[0], fifo_wave_empty[1], fifo_wave_full[1] }
TPROC_STATUS	1512	T CODE	{ pmem_en_o, dmem_we_o, wmem_we_o, port_we}
	118	I_COKE	{ 2'b00 , time_cond_r, ext_cond_r}
	74		{ 2'b00 , time_en, proc_en}
	30		{ 1'b0 , proc_st}
	158		c_time_ref_dt[7:0]
TPROC DEBUG	74	T_PROC	fifo_data_time[0][3:0]
debug_do	30		{ fifo_ok, pmem_dt_i[71:69] }
	3124	T_MEM	ext_mem_addr [7:0]
	2316		pmem_addr_i[7:0]
	2124		{restart_i, stall, flush, id_flag_we, alu_fZ_r, alu_fS_r, x2_ctrl.port_we, x2_ctrl.port_re}
	23.16		{id_ctrl, id_cfg, id_br, id_wr, id_wm, id_wp, id_dreg_we, id_dmem_we }
c_core_do	158	T_CORE	r_x1_alu_dt[7:0]
	74		reg_time[3:0]
	30		port_o.p_time[3:0]
c_port_do	3116	T_PROC	fifo_data_in_r[15:0]
C_port_do	150		fifo_time_in_r[15:0]
c_time_usr_do	310		c_time_usr
c_time_ref_do	310		c_time_ref_dt
t_time_abs_do	310	T_PROC	time_abs
	3128		{ fifo_data_full[3], fifo_data_full[2], fifo_data_full[0], fifo_data_full[0] }
	2724		{ fifo_data_empty[3],fifo_data_empty[2],fifo_data_empty[1],fifo_data_empty[0] }
	2320		{ data_pop[3],data_pop[2],data_pop[1],data_pop[0]}
t_debug_do	1916	T_PROC	{ fifo_data_push_r[3], fifo_data_push_r[2], fifo_data_push_r[1], fifo_data_push_r[0] }
t_debug_do	1512		{ D_RESULT[3][47], D_RESULT[2][47], D_RESULT[1][47], D_RESULT[0][47] }
	11 8		{data_pop_prev[3],data_pop_prev[2],data_pop_prev[1],data_pop_prev[0] }
	7 4		fifo_data_time[2][47:44]
	30		time_abs[47:44]
	3128		fifo_data_dt[2][3:0]
t_fifo_do	2716	T PROC	fifo_data_time[2][11:0]
	1512		fifo_data_dt[0][3:0]
1	110		fifo_data_time[0][11:0]

Hazards NOT Verified FOR DUAL INSTRUCTIONS

REG_WR r_wave wmem [&0] -ww REG_WR r_wave wmem [&0] -ww

R_wave and wmem should keep equal. But the cycle to read is not stalled.

Clocks:

The block has four clocks.

- ps_clk_slow (100Mhz) Clock used for AXI communication with PS
- c_clk (350 MHz) Clock used in the tCore Processor.
- t_clk (500 MHz) Clock used to run Time, clock related with the DACs
- read_clk Clock used to read data, clock related with the ADCs

8.1 Additional Info to be added and taken into account

- When Configuring the FPGA all the OUTS goes to 1 (around 55 ms)
- In this version Address can only came from a DREG
- When tproc reset (Flush all FIFOS and data in memory pipeline should be discarded. That is why address 0 stores a NOP, in the reset the address read is 0)

•

Operation	Description	Example
ADD	Register plus Immediate	-op(r1 + #7)
	Register Plus Register	-op(s1 + r2)
SUB	Register minus Immediate	-op(r1 - #7)
	Register minus Register	-op(s1 - r2)
AND	Arithmetic Shift Right Immediate Amount	-op(r1 ASR #7)
	Arithmetic Shift Right registered Amount	-op(s1 ASR r2)
ASR	Arithmetic Shift Right Immediate Amount	-op(r1 ASR #7)
	Arithmetic Shift Right registered Amount	-op(s1 ASR r2)

Command	Conditional	Second	Second	Second	TEST
	Execution	Data Task	Wave Task	Port Task	Task
NOP	LACCULION	Data Task	Wave rask	T OIT TUSK	Task
TEST					YES
REG_WR	YES				YES
DPORT_RD					
DMEM_WR	YES	YES			YES
DPORT_WR	YES	YES	YES		YES
REG_WR		*YES	YES	YES	YES
WMEM_WR		YES	YES	YES	YES
WPORT_WR		YES	YES		
JUMP	YES	YES		YES	YES
CALL		YES			YES
RET		YES			YES
TIME					
ARITH					
DIV					
COND					

