University at Buffalo

Project 3


CSE 341

Brendan Meehan 50226243 Dr. Kris Schindler 22 November, 2019


Table of Contents

Table of Contents	1
Circuit Diagrams	2
Critical Path & Delay	6
Functional Simulation Results	9
Temporal Delay Results & Analysis	10
Example 1	12
Example 2	13
Example 3	13
Example 4	13
Example 5	14
5000 Input Test	14


Circuit Diagrams



Full Adder




SLT





16-bit 2-1 Mux

16-bit 4-1 Mux




2-1 Multiplexer







Critical Path & Delay

The critical path of the ALU is shown highlighted in red in the diagrams below. The delay of the critical path is 68 delay units, and the circuit uses a total of 432 gates.



Sub





Functional Simulation Results

```
0
     100
     opcode=000, a=000000000000111, b=00000000000100, f=00000000000100
200
     opcode=000, a=000000000011001, b=11111111111011000, f=000000000011000
300
     opcode=000, a=111111111110110011, b=0000000000100001, f=000000000100001
     opcode=000, a=11111111001110011, b=11111110110011010, f=11111110000010010
400
500
     opcode=001, a=0000000000000111, b=00000000000100, f=00000000000111
     opcode=001, a=000000000011001, b=11111111111011000, f=1111111111111011001
600
700
     opcode=001, a=11111111110110011, b=0000000000100001, f=11111111111110110011
     800
900
     opcode=010, a=000000000000111, b=00000000000100, f=00000000001011
     opcode=010, a=000000000011001, b=11111111111011000, f=111111111111110001
1000
     opcode=010, a=11111111110110011, b=0000000000100001, f=1111111111111010100
1100
     opcode=010, a=11111111001110011, b=11111110110011010, f=11111110000001101
1200
1300
     opcode=110, a=000000000000111, b=00000000000100, f=0000000000011
1400
     opcode=110, a=0000000000011001, b=11111111111101000, f=0000000001000001
1500
     opcode=110, a=11111111110110011, b=0000000000100001, f=11111111110010010
     opcode=110, a=1111111001110011, b=11111110110011010, f=0000000011011001
1600
1700
     opcode=111, a=000000000000111, b=00000000000100, f=00000000000000
1800
     opcode=111, a=1111111111110110011, b=0000000000100001, f=0000000000000001
1900
2000
     2100
```

Temporal Delay Results & Analysis

```
0
      100
      opcode=000, a=000000000000111, b=00000000000100, f=00000000000100
103
200
      opcode=000, a=000000000011001, b=11111111111011000, f=000000000011000
203
      opcode=000, a=11111111110110011, b=0000000000100001, f=000000000011000
300
      opcode=000, a=11111111110110011, b=0000000000100001, f=000000000100001
303
      opcode=000, a=11111111001110011, b=11111110110011010, f=0000000000100001
400
403
      opcode=000, a=11111111001110011, b=11111110110011010, f=11111110000010010
      opcode=001, a=000000000000111, b=00000000000100, f=1111110000010010
500
502
      opcode=001, a=000000000000111, b=00000000000000, f=111111111111111111111
503
      opcode=001, a=000000000000111, b=00000000000100, f=00000000000111
      opcode=001, a=000000000011001, b=111111111111011000, f=0000000000001111
600
      opcode=001, a=000000000011001, b=11111111111011000, f=1111111111111011001
603
700
      opcode=001, a=11111111110110011, b=0000000000100001, f=1111111111111011001
703
      opcode=001, a=11111111110110011, b=0000000000100001, f=11111111110110011
800
      opcode=001, a=11111111001110011, b=11111110110011010, f=11111111111110110011
      803
      900
902
      opcode=010, a=000000000000111, b=0000000000100, f=00000000000000
903
      opcode=010, a=000000000000111, b=00000000000100, f=11111110000001101
      opcode=010, a=000000000000111, b=00000000000100, f=0000001001111001
904
      opcode=010, a=000000000000111, b=00000000000100, f=0000011010010001
905
      opcode=010, a=000000000000111, b=00000000000000, f=1111101100001111
906
907
      opcode=010, a=0000000000000111, b=00000000000100, f=00000000001011
      opcode=010, a=000000000011001, b=111111111111011000, f=000000000001011
1000
1004
      opcode=010, a=000000000011001, b=11111111111011000, f=000000000010101
1005
      opcode=010, a=000000000011001, b=11111111111011000, f=000000000001101
1006
      opcode=010, a=000000000011001, b=11111111111011000, f=1111111111111010001
1007
      opcode=010, a=000000000011001, b=11111111111011000, f=111111111111110001
      opcode=010, a=11111111110110011, b=0000000000100001, f=1111111111111110001
1100
      opcode=010, a=11111111110110011, b=0000000000100001, f=0000000001011011
1104
      opcode=010, a=11111111110110011, b=0000000000100001, f=11111111100001011
1105
1106
      opcode=010, a=11111111110110011, b=0000000000100001, f=0000000011110010
1107
      opcode=010, a=11111111110110011, b=0000000000100001, f=0000000111010000
1109
      opcode=010, a=11111111110110011, b=0000000000100001, f=0000001111010100
      opcode=010, a=111111111110110011, b=0000000000100001, f=0000011111010100
1111
      opcode=010, a=11111111110110011, b=0000000000100001, f=00001111111010100
1113
      opcode=010, a=11111111110110011, b=0000000000100001, f=00011111111010100
1115
      opcode=010, a=111111111110110011, b=0000000000100001, f=001111111111010100
1117
```

```
1119
      opcode=010, a=11111111110110011, b=0000000000100001, f=011111111111010100
      opcode=010, a=11111111110110011, b=0000000000100001, f=1111111111111010100
1121
      opcode=010, a=11111111001110011, b=11111110110011010, f=1111111111111010100
1200
1204
      opcode=010, a=11111111001110011, b=11111110110011010, f=11111111000010100
1205
      opcode=010, a=11111111001110011, b=11111110110011010, f=11111111010010100
1206
      opcode=010, a=11111111001110011, b=11111110110011010, f=0000001100101111
1207
      opcode=010, a=11111111001110011, b=11111110110011010, f=11111101001001101
1209
      opcode=010, a=11111111001110011, b=11111110110011010, f=11111100010001101
1211
      opcode=010, a=11111111001110011, b=11111110110011010, f=11111110100001101
      opcode=010, a=11111111001110011, b=11111110110011010, f=11111111000001101
1213
1215
      opcode=010, a=11111111001110011, b=11111110110011010, f=11111100000001101
      opcode=010, a=11111111001110011, b=11111110110011010, f=11111110000001101
1217
1300
      opcode=110, a=000000000000111, b=00000000000000, f=11111110000001101
      opcode=110, a=000000000000111, b=00000000000100, f=0000001001111001
1304
1305
      opcode=110, a=000000000000111, b=00000000000100, f=0000011010010001
      opcode=110, a=000000000000111, b=00000000000000, f=1111100101101101
1306
1307
      opcode=110, a=000000000000111, b=00000000000100, f=0000011001101101
      opcode=110, a=000000000000111, b=0000000000000, f=111111111111110011
1309
      opcode=110, a=000000000000111, b=00000000000100, f=11110111111100011
1310
      opcode=110, a=000000000000111, b=00000000000000, f=111111111111100011
1311
1312
      opcode=110, a=000000000000111, b=00000000000100, f=11101111111000011
      opcode=110, a=000000000000111, b=00000000000100, f=11111111111000011
1313
      opcode=110, a=000000000000111, b=00000000000100, f=1101111110000011
1314
1315
      opcode=110, a=000000000000111, b=00000000000000, f=11111111110000011
1316
      opcode=110, a=000000000000111, b=00000000000000, f=10111111100000011
      opcode=110, a=000000000000111, b=00000000000000, f=11111111100000011
1317
      opcode=110, a=000000000000111, b=0000000000000, f=011111100000011
1318
      opcode=110, a=000000000000111, b=00000000000100, f=1111111100000011
1319
      opcode=110, a=000000000000111, b=00000000000000, f=1111111000000011
1320
1322
      opcode=110, a=000000000000111, b=00000000000100, f=111110000000011
      opcode=110, a=000000000000111, b=00000000000100, f=111100000000011
1324
      opcode=110, a=000000000000111, b=00000000000100, f=11100000000011
1326
1328
      opcode=110, a=000000000000111, b=00000000000100, f=11000000000011
      opcode=110, a=000000000000111, b=00000000000100, f=10000000000011
1330
      opcode=110, a=000000000000111, b=00000000000100, f=0000000000011
1332
1400
      opcode=110, a=000000000011001, b=11111111111011000, f=00000000000011
1404
      opcode=110, a=000000000011001, b=11111111111011000, f=000000000011101
1405
      opcode=110, a=000000000011001, b=11111111111011000, f=000000000010101
1409
      opcode=110, a=000000000011001, b=11111111111011000, f=11111111111001001
1410
      opcode=110, a=000000000011001, b=111111111111011000, f=0000000001010001
1411
      opcode=110, a=000000000011001, b=11111111111011000, f=000000001000001
1412
      opcode=110, a=000000000011001, b=11111111111011000, f=000000001100001
1413
      opcode=110, a=000000000011001, b=11111111111011000, f=000000001000001
1414
      opcode=110, a=000000000011001, b=11111111111011000, f=0000000000000001
1415
      opcode=110, a=000000000011001, b=11111111111011000, f=000000001000001
1500
      opcode=110, a=11111111111110110011, b=0000000000100001, f=0000000001000001
1504
```

```
1505
1507
      opcode=110, a=11111111111110110011, b=0000000000100001, f=11111111111111111111111
      opcode=110, a=11111111110110011, b=0000000000100001, f=000000000100010
1509
1510
      opcode=110, a=11111111111110110011, b=0000000000100001, f=1111111111111010010
      opcode=110, a=11111111110110011, b=0000000000100001, f=11111111111111110110
1511
1512
      opcode=110, a=111111111110110011, b=0000000000100001, f=11111111100010010
1513
      opcode=110, a=11111111110110011, b=0000000000100001, f=11111111100011010
      opcode=110, a=11111111110110011, b=0000000000100001, f=11111111110010010
1514
      opcode=110, a=11111111110110011, b=0000000000100001, f=11111111110000010
1515
      opcode=110, a=11111111110110011, b=0000000000100001, f=11111111110010010
1516
1517
      opcode=110, a=11111111110110011, b=0000000000100001, f=11111111110110010
      opcode=110, a=11111111110110011, b=0000000000100001, f=11111111110010010
1518
1600
      opcode=110, a=11111111001110011, b=11111110110011010, f=11111111110010010
      opcode=110, a=1111111001110011, b=11111110110011010, f=11111111001010010
1604
1609
      opcode=110, a=1111111001110011, b=11111110110011010, f=00000011111101001
1610
      opcode=110, a=11111111001110011, b=11111110110011010, f=00000000111111001
      opcode=110, a=1111111001110011, b=11111110110011010, f=0000000011011001
1612
1700
      opcode=111, a=000000000000111, b=00000000000100, f=000000011011001
1703
      opcode=111, a=000000000000111, b=00000000000100, f=00000000000000
1705
      opcode=111, a=000000000000111, b=00000000000100, f=0000000000001
1706
      opcode=111, a=000000000000111, b=00000000000100, f=00000000000000
      opcode=111, a=000000000000111, b=00000000000100, f=0000000000001
1710
1733
      opcode=111, a=000000000000111, b=00000000000100, f=00000000000000
1800
      1810
      opcode=111, a=000000000011001, b=11111111111011000, f=0000000000000001
      1811
      opcode=111, a=11111111110110011, b=0000000000100001, f=0000000000000000
1900
      opcode=111, a=111111111110110011, b=0000000000100001, f=0000000000000001
1905
      opcode=111, a=111111111110110011, b=0000000000100001, f=0000000000000000
1910
1911
      opcode=111, a=111111111110110011, b=0000000000100001, f=0000000000000001
      opcode=111, a=1111111001110011, b=11111110110011010, f=000000000000000001
2000
      2010
      2100
```

Example 1

In this example, 7 is ANDed with 4. The delay of this function is only 3 units, as the AND gate is 1 unit and the multiplexor is 2 units.

Example 2

opcode=001, a=0000000000011001, b=1111111111011000, f=0000000000000111

opcode=001, a=000000000011001, b=1111111111011000, f=1111111111111011001

25 is being ORed with 40 in this example. Once again, the delay is only 3 units because of the OR gate and multiplexor.

Example 3

```
1000 opcode=010, a=000000000011001, b=1111111111011000, f=0000000000001011
1004 opcode=010, a=000000000011001, b=11111111111011000, f=0000000000010101
1005 opcode=010, a=000000000011001, b=11111111111011000, f=0000000000001101
1006 opcode=010, a=000000000011001, b=11111111111011000, f=1111111111111010001
1007 opcode=010, a=0000000000011001, b=111111111111101000, f=111111111111110001
```

This example is a bit different than the rest. The function is 25 + -40. As you can see, the circuit takes longer to complete because of the ripple carry adder. Adding and subtracting takes much longer to complete than a simple AND or OR.

Example 4

```
1400
      opcode=110, a=000000000011001, b=11111111111011000, f=000000000000011
1404
      opcode=110, a=000000000011001, b=11111111111011000, f=000000000011101
1405
      opcode=110, a=0000000000011001, b=11111111111101000, f=0000000000010101
1409
      opcode=110, a=000000000011001, b=11111111111011000, f=11111111111001001
1410
      opcode=110, a=0000000000011001, b=11111111111101000, f=0000000001010001
1411
      opcode=110, a=0000000000011001, b=11111111111101000, f=0000000001000001
1412
      opcode=110, a=0000000000011001, b=11111111111101000, f=0000000001100001
1413
      opcode=110, a=000000000011001, b=111111111111011000, f=0000000001000001
1414
      opcode=110, a=000000000011001, b=11111111111011000, f=00000000000000001
      opcode=110, a=000000000011001, b=111111111111101000, f=000000001000001
1415
```

Example 4 is very similar to example 3, as subtracting is very similar to adding. The ALU doesn't actually subtract the second number from the first, it actually adds the two's complement version of the second number. In this case, we are subtracting 25 - -40. To convert from one sign to the other, the number must be NOTed then have one added to it. Given that the ripple carry adder is being run twice, it makes sense that the delay is essentially twice as long.

Example 5

In the final example, SLT is used to determine whether or not 7 is less than 4. SLT will return 1 if the first number is less than the second, and 0 if it isn't. The way it accomplishes this is by subtracting the second number from the first, and returning 0 if the result is positive and 1 if the result is negative. The ALU will essentially return the most significant bit of the result of 7 - 4. The subtraction is why SLT has such a long delay.

5000 Input Test

To test the ALU across 5000 randomly generated inputs, I first wrote a script that generated the inputs ranging from -32000 to 32000. After running the simulation, I then wrote another script that calculated the average delay for each test case. The program determined that the average delay for my ALU was 8 delay units. This is not too surprising, as since the opcodes were also randomly generated, roughly % or 40% of the tests were AND or OR operations, which appear to always have a delay of 3. Given that and the fact that the other operations usually had a delay between 10 and 25, an average delay of 8 is somewhat expected. This is obviously a far cry from the critical path of 68 delay units, meaning that the ALU was rarely hitting that much, if at all.