DESIGNING SPI INTERFACE FOR SRAM

Meera Ramesh

Dept. of Computer Engineering

Charles W. Davidson College of Engineering

San Jose State University

Abstract— The project report is regarding the design and implementation of an SPI interface for a SRAM. The implementation involves transmitter and receiver architecture for SPI interface. This report also focuses on the block diagram and counter-decoder representation of controller unit. The whole timing diagram is achieved through simulation which is done using the Verilog Hardware Description language (HDL).

I. INTRODUCTION

This project is regarding the design and implementation of SPI interface for an SRAM module with an integrated transmitter and receiver architecture as per the given sequential logic circuit and implementation of the design in Verilog.

The designing starts with collecting the required logic blocks and by setting a data flow in line with the required specifications.




Fig 1: Data Path Block Diagram

Sai Navya Panditi


Dept. of Computer Engineering

Charles W. Davidson College of Engineering

San Jose State University

The next step involves constructing the timing diagram to indicate the precise movements of the data from a logic block to a different logic block. And any modification within the logic block will be recorded within the respective timing diagram.

The integration of a controller into the data-path brings forth control signals which governs the flow of the data. By these signals, buffers will be enabled and data is transferred.






Fig 2: Counter-decoder representation of the controller unit

The above figure indicates the Counter-decoder representation of the controller unit. Controller includes six bit up-counter and decoders to get address, data and command enable signals to load data into the address buffer, data buffer and command buffer. The counters work at the negative edge of clock and are used to generate signals to load data into the address buffer, command buffer and data buffer. They also generate signals which enable providing address, data and command from the buffers to the SRAM. Additionally, counter has a reset input signal, thus once reset signal is received by counter, the counter is reset.

II. SIMULATION

In the simulation part there are three ways in which data transfer takes place. First is a write transfer, then a read transfer and again a write transfer. In the below section, we have explained what happens during a write transfer and a read transfer.

Write transfer

Address, data and command are transferred from the Test bench via SDO to the address, data and command buffers when the control signal is provided by the controller and when ssbar is low. The address followed by the command, then data will be transferred via SDO.

The address, data and command are provided from these buffers to the SRAM at the positive edge of SCK and the data is written to the SRAM.

Read Transfer:

Address and command are transferred from the Test bench via SDO to the address and command buffers when the control signals are provided by the controller and when ssbar is low. The address followed by the command will be transferred via SDO.

The address and command are provided from these buffers to the SRAM at the positive edge of SCK and the SRAM provides the data at the next positive edge of SCK. This data is saved in a 8-bit shift register. In the following negative edge the shift register starts transferring data 1 bit at a time to the SDI of the Master.

For write or read transfer, to transfer address, data and command to the buffers from the test bench, shift registers are employed. These shift registers send the data to SDO. They shift the data to the left because MSB is transferred first from the SDO.

Icarus simulator was used to design the modules and GTKwave was used to view the timing diagram.

MODULES

A. Controller

The functions of the controller can be described with the help of Counter-decoder representation of the controller unit. The 6-bit counter implicitly receives the reset signal in cycle 50. The logic diagram with gates was decoded to obtain the expressions. Given below are the expressions which are used to obtain the control signals.

Expression for counter-decoder scheme at negative edge of the clock

```
ssbar \le (-a[5]\&a[4]\&-a[3]\&-a[2]\&a[1]\&-a[0]) \\ (-a[5]\&a[4]\&a[3]\&a[2]\&-a[1]\&-a[0]) \\ (-a[5]\&a[4]\&a[3]\&a[2]\&-a[1]\&a[0]) \\ (a[5]\&-a[4]\&a[3]\&a[2]\&a[1]\&a[0]);
```

```
(a[5]\&\sim a[4]\&\sim a[3]\&a[2]\&a[1]\&\sim a[0]);\\ dataload <= (\sim a[5]\&\sim a[4]\&\sim a[3]\&\sim a[2]\&\sim a[1]\&\sim a[0])\\ |\ (\sim a[5]\&a[4]\&\sim a[3]\&\sim a[2]\&a[1]\&\sim a[0]);\\ ae\\ <= (\sim temp[5]\&temp[4]\&\sim temp[3]\&\sim temp[2]\&temp[1]\\ \&\sim temp[0])\\ |\ (temp[5]\&\sim temp[4]\&temp[3]\&temp[2]\&\sim temp[1]\&\sim temp[0])\\ |\ (\sim temp[5]\&temp[4]\&temp[3]\&temp[2]\&\sim temp[1]\&\sim temp[0]);\\ ce\\ <= (\sim temp[5]\&temp[4]\&\sim temp[3]\&\sim temp[2]\&temp[1]\\ \&\sim temp[0])\\ |\ (temp[5]\&\sim temp[4]\&temp[3]\&temp[2]\&\sim temp[1]\&\sim temp[0])\\ |\ (\sim temp[5]\&temp[4]\&temp[3]\&temp[2]\&\sim temp[1]\&\sim temp[0]);\\ de
```

resetext \leftarrow (a[5] & a[4] & \sim a[3] & \sim a[2] & a[1] & \sim a[0]);

 $<=(\sim temp[5]\&temp[4]\&\sim temp[3]\&\sim temp[2]\&temp[1]$

(temp[5]&-temp[4]&temp[3]&temp[2]&temp[1]&tem

B. SPI Interface

p[0];

1. Shift Register

There are two shift registers employed to shift the address and data to the left one bit at a time to the buffers via the SDO port. Address shift register is enabled when the addrload signal goes high and data shift register is enabled when the dataload signal goes high.

2. Receive Buffer

There are three receive buffers. addrbuff, databuff and commbuff which are used to receive the data 1 bit at a time from SDO. When the ae, de and ce signal goes high, the addrbuff and databuff transmit 8 bit data to the SRAM while the commbuff transmits 1 bit command to the SRAM. When the commbuff has a value 1, the command to the SRAM is taken as write and read otherwise.

3. Transmit Buffer

Dout is a transmit buffer which works as a left shift register. It receives 8 bit data from the SRAM. When the shift signal goes high it shifts 1 bit of data to the SDI of the Master.

C. SRAM

SRAM is configured as a 256X8 register with a unidirectional port. It works at the positive edge of the clock. It should receive address, data and command at a positive edge of the clock at the same time from addrbuff, databuff and commbuff if data is to be written to the SRAM. If data is to be read from the SRAM, the address and command are provided from addrbuff and commbuff at a positive edge and data is output from the SRAM to dout at the next positive edge of clock.

III. VERIFICATION

Observations

To verify the functionality of the code for SPI interface to read or write data from the SRAM using a controller, test bench was written in Verilog.

Control signals

- addrload, dataload and commload signals are provided from the controller to the test bench(master). These signals determine when address,data and command should be loaded into the registers, which will be sent over SDO.
- ssbar is low implies the data is sent out from SDO and when ssbar is high the SRAM is enabled. ssbar going high is taken as the enable signal for the SRAM.
- **lab** is high implies data is sent from SDO to the address buffer.
- **lcb** is high implies data is sent from SDO to the command buffer.
- **Idb** is high implies data is sent from SDO to the data buffer.
- ae, de and ce are high implies the data from the data buffer is written to the address specified by the address buffer. Similarly when ae and ce go high the data is read from the SRAM at address given by the address buffer to the dout register.
- **shift** goes high implies the data from dout register is given 1 bit at a time to the SDI of the master.

• **Commandbuf** register is 1 for write and 0 for read

There are three transfers for verification. First Master writes a data to the SRAM (Slave). Second, master reads a data from SRAM. Third, master again writes data to the SRAM. The detailed explanation for each of these three phases is explained below and can be verified from the timing diagram.

> Write

Address is sent out from SDO of the master from cycles 1 to 8 when lab is high. Command is sent in cycle 9 when lcb is high. Data is sent from cycles 10 to 17 when ldb is high. In the next positive edge (cycle 19) when ssbar is high, the SRAM is enabled and the address, command to write and data are given parallely from the buffers to the SRAM. The data 35 is written to the SRAM at address 63 in cycle 19 at the positive edge.

> Read

Address is sent out from SDO of the master from cycles 19 to 26 when lab is high. Command is sent in cycle 27 when lcb is high. In the next positive edge (28) when ssbar is high, the SRAM is enabled and the address, command to read are given parallely from the buffers to the SRAM. The SRAM will provide data to the dout at the positive edge of 29 from address 50.

Shift goes high from cycle 30 to 37 and data from dout is sent to SDI of master.

> Write

Address is sent out from SDO of the master from cycles 30 to 37 when lab is high. Command is sent in cycle 38 when lcb is high. Data is sent from cycles 39 to 47 when ldb is high. In the next positive edge (cycle 48) when ssbar is high, the SRAM is enabled and the address, command to write and data are given parallely from the buffers to the SRAM. The data 60 is written to the SRAM at address 50 in cycle 48 at the positive edge.

SPI can transmit data via SDO at the negative edge and can sample the data it receives via SDI in the positive edge. We can make this observation from cycle 30 to cycle 37, where address is sent out via SDO of the master at the negative edge and it receives data at the SDI of the master in the negative edge.

Given below are the observation tables corresponding to the timing diagram and design from cycles 1 to 49.

Cycle	1	2	3	4	5	6	7	8
sdoM	0	0	1	1	1	1	1	1
sdoS	х	Х	Х	Х	Х	х	х	Х
ssbar	0	0	0	0	0	0	0	0
dout	х	х	х	х	х	х	х	Х
shift	0	0	0	0	0	0	0	0
addrbuf	х	х	Х	Х	х	х	х	Х
databuf	х	х	Х	Х	х	х	х	Х
commbuf	х	Х	Х	Х	х	х	х	Х
lab	1	1	1	1	1	1	1	1
ldb	0	0	0	0	0	0	0	0
lcb	0	0	0	0	0	0	0	0
ae	0	0	0	0	0	0	0	0
de	0	0	0	0	0	0	0	0
ce	0	0	0	0	0	0	0	0
addrReg_t	12	25	24	24	22	19	12	0
b	6	2	8	0	4	2	8	
commReg _tb	1	1	1	1	1	1	1	1
dataReg_t b	35	35	35	35	35	35	35	3 5
addrload_ tb	1	1	1	1	1	1	1	1
commload _tb	0	0	0	0	0	0	0	1
Dataload_ tb	0	0	0	0	0	0	0	0

Table 1: Cycle 1 to 8

			1				1	
Cycle	9	1	11	1	1	1	15	16
		0		2	3	4		
sdoM	1	0	0	1	0	0	0	1
sdoS	х	х	х	х	х	х	х	Х
ssbar	0	0	0	0	0	0	0	0
dout	х	х	Х	х	х	х	х	х
shift	0	0	0	0	0	0	0	0
addrbuf	6	6	63	6	6	6	63	63
	3	3		3	3	3		
databuf	х	х	Х	Х	Х	Х	Х	Х
commbuf	х	1	1	1	1	1	1	1
lab	0	0	0	0	0	0	0	0
ldb	0	1	1	1	1	1	1	1
lcb	1	0	0	0	0	0	0	0
ae	0	0	0	0	0	0	0	0
de	0	0	0	0	0	0	0	0
ce	0	0	0	0	0	0	0	0

addrReg_tb	0	0	0	0	0	0	0	0
commReg_t	0	0	0	0	0	0	0	0
b								
dataReg_tb	3	7	14	2	4	9	19	12
	5	0	0	4	8	6	2	8
addrload_t	0	0	0	0	0	0	0	0
b								
commload_	0	0	0	0	0	0	0	0
tb								
Dataload_t	1	1	1	1	1	1	1	1
b								

Table 2: Cycle 9 to 16

Cycle	1	1	19	20	21	2	2	24
	7	8				2	3	
sdoM	1	1	0	0	1	1	0	0
sdoS	х	х	х	Х	х	х	х	х
ssbar	0	1	0	0	0	0	0	0
dout	х	х	х	Х	х	х	х	х
shift	0	0	0	0	0	0	0	0
addrbuf	6	6	63	63	63	6	6	55
	3	3				3	3	
databuf	х	3	35	35	35	3	3	35
		5				5	5	
commbuf	1	1	1	1	1	1	1	1
lab	0	0	1	1	1	1	1	1
ldb	1	0	0	0	0	0	0	0
lcb	0	0	0	0	0	0	0	0
ae	0	1	0	0	0	0	0	0
de	0	1	0	0	0	0	0	0
ce	0	1	0	0	0	0	0	0
addrReg_tb	0	0	10	20	14	3	6	12
			0	0	4	2	4	8
commReg_tb	0	0	0	0	0	0	0	0
dataReg_tb	0	0	0	0	0	0	0	0
addrload_tb	0	1	1	1	1	1	1	1
commload_t	0	0	0	0	0	0	0	0
b								
Dataload_tb	0	0	0	0	0	0	0	0

Table 3: Cycle 17 to 24

Cycle	2	2	2	2	2	30	31	32
	5	6	7	8	9			
sdoM	1	0	0	0	0	0	0	1
sdoS	х	х	х	х	х	Х	0	0
ssbar	0	0	0	1	1	0	0	0
dout	х	х	х	х	5	50	10	20
					0		0	0
shift	0	0	0	0	0	1	1	1

addrbuf	5	5	5	5	5	50	50	50
	1	1	0	0	0			
databuf	3	3	3	3	3	35	35	35
	5	5	5	5	5			
commbuf	1	1	1	0	0	0	0	0
lab	1	1	0	0	0	1	1	1
ldb	0	0	0	0	0	0	0	0
lcb	0	0	1	0	0	0	0	0
ae	0	0	0	1	0	0	0	0
de	0	0	0	0	0	0	0	0
ce	0	0	0	1	0	0	0	0
addrReg_tb	0	0	0	0	0	10	20	14
						0	0	4
commReg_tb	0	0	1	1	1	1	1	1
dataReg_tb	0	0	0	0	0	0	0	0
addrload_tb	1	0	0	0	1	1	1	1
commload_t	0	1	0	0	0	0	0	0
b								
Dataload_tb	0	0	0	0	0	0	0	0

Table 4: Cycle 25 to 32

Cycle	33	3	35	36	3	3	39	40
,		4			7	8		
sdoM	1	0	0	1	0	1	0	0
sdoS	1	1	0	0	1	0	0	0
ssbar	0	0	0	0	0	0	0	0
dout	14	3	64	12	0	0	0	0
	4	2		8				
shift	1	1	1	1	1	0	0	0
addrbuf	50	5	50	50	5	5	50	50
		0			0	0		
databuf	35	3	35	35	3	3	35	35
		5			5	5		
commbuf	0	0	0	0	0	0	1	1
lab	1	1	1	1	1	0	0	0
ldb	0	0	0	0	0	0	1	1
lcb	0	0	0	0	0	1	0	0
ae	0	0	0	0	0	0	0	0
de	0	0	0	0	0	0	0	01
ce	0	0	0	0	0	0	0	0
addrReg_tb	32	6	12	0	0	0	0	0
		4	8					
commReg_tb	1	1	1	1	1	0	0	0
dataReg_tb	0	0	0	0	0	0	12	24
							0	0
addrload_tb	1	1	1	1	0	0	0	0
commload_t	0	0	0	0	1	0	0	0
b								
Dataload_tb	0	0	0	0	0	1	1	1
	TC - 1.1.	- 0	vala 22	4 40				

Table 5: Cycle 33 to 40

				Ι.	I _	_	l <u>.</u>	I -
Cycle	41	42	43	4	4	4	4	4
				4	5	6	7	8
sdoM	1	1	1	1	0	0	0	0
sdoS	0	0	0	0	0	0	0	0
ssbar	0	0	0	0	0	0	1	1
dout	0	0	0	0	0	0	0	0
shift	0	0	0	0	0	0	0	0
addrbuf	50	50	50	5	5	5	5	5
				0	0	0	0	0
databuf	35	35	51	5	6	6	6	6
				9	3	1	0	0
commbuf	1	1	1	1	1	1	1	1
lab	0	0	0	0	0	0	0	0
ldb	1	1	1	1	1	1	0	0
lcb	0	0	0	0	0	0	0	0
ae	0	0	0	0	0	0	1	1
de	0	0	0	0	0	0	1	1
ce	0	0	0	0	0	0	1	1
addrReg_tb	0	0	0	0	0	0	0	0
commReg_t b	0	0	0	0	0	0	0	0
dataReg_tb	22 4	19 2	12 8	0	0	0	0	0
addrload_t b	0	0	0	0	0	0	0	0
commload_ tb	0	0	0	0	0	0	0	0
Dataload_t b	1	1	1	1	1	0	0	0

Table 6: Cycle 41 to 48

IV. CONCLUSION

We have successfully implemented the project. This project is been great learning experience and help us in learning the practical approach and application of Verilog HDL, designing and implementing SPI interface.

Difficulty faced

- As new to Verilog we need to start from basic, learning Verilog language and working of simulators.
- Faced some problem while using proper syntax for the operation and while instantiating modules and testing modules.
- Faced issues while designing the SPI interface. We had to make sure the controller sends the control signals at the right time for the desired operations to take place.
- Faced issues while sending address and data from the master via the 1 bit SDO register.
 We resolved it by using address decoders and data decoders.

ACKNOWLEDGMENT

Heartiest thanks to Dr. Ahmet Bindal (Professor, Computer Engineering Dept, SJSU). His constant support and motivation was the key to the success of this project.

REFERENCES

- [1] Dr.Ahmet A Bindal, Fundamentals of Computer Design – A Micro-Architectural Analysis and Design Study, 5th ed.
- [2] Verilog Notes- Dr. Ahmet A Bindal

External Links

- <u>Asic-World</u> Extensive free online tutorial with many examples.
- <u>GTK Wave Tutorial</u> Application tutorial.
- <u>Icarus Verilog Tutorial</u> Application tutorial.

APPENDIX

1)Main Module Code

```
module
spi(sdoS,clock,reset,sdoM,addrload,dataload,comload
);
  input reset, clock;
  output addrload;
  output dataload;
  output comload;
  input sdoM;
  output sdoS;
  reg ssbar, lcb, dataload, comload, addrload, shift,
  lab,ldb,de,ae,ce,commandbuf;
  reg [5:0] a;
  reg [5:0] temp;
  reg [7:0] addrbuf;
  reg [7:0] databuf;
  reg [2:0] addrcount;
  reg [2:0] datacount;
  reg [2:0] outputcount;
  reg [7:0] outputreg;
  reg [7:0] sram [255:0];
  reg [7:0] addr;
  reg comm;
  reg [7:0] din;
  reg [7:0] dout;
  reg regload;
  reg regdataload;
  reg resetext;
  reg sdoS;
  reg[7:0] i;
  initial
  begin
        a \le -1:
        temp \leq 0;
        de \le 0;
        ae \le 0:
```

 $ce \le 0$;

```
addrcount <= 7;
datacount <= 7:
outputcount <= 7;
resetext \le 0;
sram[31] \le 31:
sram[50] \le 50;
end
always @(negedge clock)
begin
a=a+1;
if(reset==0 \&\& resetext==0)
begin
ssbar <=
(\sim a[5]\&a[4]\&\sim a[3]\&\sim a[2]\&a[1]\&\sim a[0])
(\sim a[5]\&a[4]\&a[3]\&a[2]\&\sim a[1]\&\sim a[0])
(\sim a[5]\&a[4]\&a[3]\&a[2]\&\sim a[1]\&a[0])
(a[5]\&\sim a[4]\&a[3]\&a[2]\&a[1]\&a[0]);
lcb \le =
(\sim a[5] \& \sim a[4] \& a[3] \& \sim a[2] \& \sim a[1] \& a[0])
(\sim a[5]\&a[4]\&a[3]\&\sim a[2]\&a[1]\&a[0])
(a[5]\&\sim a[4]\&\sim a[3]\&a[2]\&a[1]\&\sim a[0]);
dataload <=
(\sim a[5]\&\sim a[4]\&\sim a[3]\&\sim a[2]\&\sim a[1]\&\sim a[0])
(\sim a[5]\&a[4]\&\sim a[3]\&\sim a[2]\&a[1]\&\sim a[0]);
ae <=
\sim temp[5] \& temp[4] \& \sim temp[3] \& \sim temp[2] \& temp[2] \& temp[2] \& temp[2] \& temp[3] \& \sim temp[3] \& \sim temp[2] \& temp[3] \& \sim temp[2] \& temp[3] \& \sim temp
mp[1]\&\sim temp[0]
|(temp[5]&~temp[4]&temp[3]&temp[2]&tem
p[1]&temp[0]) |
\sim temp[5] & temp[4] & temp[3] & temp[2] & temp[2] & temp[3] & temp[2] & temp[3] & te
mp[1]\&\sim temp[0]);
ce <=
\sim temp[5] \& temp[4] \& \sim temp[3] \& \sim temp[2] \& temp[3] \& \sim temp[2] \& temp[3] \& \sim temp[2] \& temp[3] \& \sim temp[3] \& 
mp[1]\&\sim temp[0]
|(\text{temp}[5]\&\sim\text{temp}[4]\&\text{temp}[3]\&\text{temp}[2]\&\text{tem}|
p[1]&temp[0]) |
\sim temp[5] \& temp[4] \& temp[3] \& temp[2] \& \sim te
mp[1]\&\sim temp[0]);
de \le =
\sim temp[5] \& temp[4] \& \sim temp[3] \& \sim temp[2] \& temp[3] \& \sim temp[2] \& temp[3] \& \sim temp[2] \& temp[3] \& \sim temp[3] \& 
mp[1]\&\sim temp[0])
(temp[5]&~temp[4]&temp[3]&temp[2]&tem
p[1]&temp[0]);
resetext \leq (a[5] & a[4] & \sima[3] & \sima[2] &
a[1] \& \sim a[0]);
```

```
begin
      if((a \ge 1 \&\& a \le 8) \| (a \ge 19 \&\& a \le 26) \|
      (a>=30 \&\& a<=37)) lab <= 1;
                                                                   /* Reduced expression for counter-decoder
      else lab<=0;
                                                                   scheme*/
      if((a \ge 0 \&\& a \le 7) \parallel (a \ge 18 \&\& a \le 25) \parallel
                                                                   if(ssbar==1)
      (a \ge 29 \&\& a \le 36)) addrload \le 1:
                                                                   begin
      else addrload<=0;
                                                                   if(ae==1 && ce==1)
      comload <=
                                                                   begin
      (\sim a[5]\&\sim a[4]\&a[3]\&\sim a[2]\&\sim a[1]\&\sim a[0]) \parallel
                                                                   if(commandbuf==1 && de==1)
      (\sim a[5]\&a[4]\&a[3]\&\sim a[2]\&a[1]\&\sim a[0])
                                                                   begin
                                                                   sram[addrbuf] <= databuf;</pre>
      (a[5]\&~a[4]\&~a[3]\&a[2]\&~a[1]\&a[0]);
      /*8,26,37 */
                                                                   end
                                                                   else if(commandbuf==0)
      if((a \ge 10 \&\& a \le 17) \parallel (a \ge 39 \&\& a \le 46))
                                                                   begin
      ldb \le 1;
                                                                   dout <= sram[addrbuf];
      else ldb \le 0;
                                                                   end
                                                                   end
      if((a)=9 \&\& a<=16) \parallel (a>=38 \&\& a<=45))
                                                                   end
      dataload \le 1:
      else dataload \leq 0;
                                                                   end
                                                                   end
                                                                   endmodule
      if(a \ge 30 \&\& a \le 37) shift \le 1;
      else shift<=0;
                                                                 2)Test bench code
      if(lab==1)
      begin
                                                                 'include "verilogHW2.v"
      addrbuf[addrcount] <= sdoM;</pre>
                                                                 `timescale 1s/1s
      addrcount <= addrcount - 1;</pre>
      end
                                                                 module spitest;
                                                                 reg reset tb,clock tb;
      if(ldb==1)
                                                                 wire addrload tb;
      begin
                                                                 wire dataload tb;
      databuf[datacount] <= sdoM;</pre>
                                                                 wire commload tb;
      datacount <= datacount - 1;</pre>
                                                                 reg [7:0] addrReg tb;
      end
                                                                 reg [7:0] dataReg tb;
                                                                 reg commreg tb;
      if(lcb==1)
                                                                 wire sdiM;
      begin
                                                                 reg sdo;
      commandbuf <= sdoM;</pre>
                                                                 reg [3:0] count;
      end
                                                                 reg [3:0] countD;
                                                                 spi i1
      if(shift==1)
                                                                 (.reset(reset tb),.clock(clock tb),.sdoM(sdo),.sdoS(sd
      begin
                                                                 iM),.addrload(addrload tb),.comload(commload tb),.
      sdoS \le dout[7];
                                                                 dataload(dataload tb));
      dout <= dout << 1;
      end
                                                                 initial
  end
                                                                 begin
                                                                 $dumpfile("spi.vcd");
                                                                 $dumpvars(0,spitest);
always @(posedge clock)
                                                                 clock tb \le 0;
begin
                                                                 reset tb \le 0;
temp=temp+1;
                                                                 addrReg tb \leq 63;
if(reset==0 \&\& resetext==0)
```

end

```
dataReg tb <= 35:
commreg tb \le 1;
count \le 8;
countD \le 8;
end
always #1 clock tb = \sim clock tb;
always @(negedge clock tb)
begin
if(addrload\ tb==1)
begin
sdo <= addrReg tb[7];
addrReg tb <= addrReg tb << 1;
count \le count - 1;
if(count==0)
begin
addrReg tb <= addrReg tb + 100;
count \le 7;
end
end
if(dataload\ tb==1)
begin
sdo <= dataReg_tb[7];</pre>
dataReg tb <= dataReg tb << 1;
countD <= countD - 1;</pre>
if(countD==0)
begin
dataReg tb \le dataReg tb + 120;
countD <= 8;
end
end
if(commload_tb==1)
begin
sdo <= commreg tb;
commreg tb <= ~commreg tb;
end
end
endmodule
```

OUTPUT WAVEFORM




Fig 3. output waveform from the simulator




Fig 4. output waveform from the simulator




Fig 5. output waveform from the simulator