

1. Description

1.1. Project

Project Name	STM32G030F6_MAX31855
Board Name	custom
Generated with:	STM32CubeMX 6.2.1
Date	09/22/2022


1.2. MCU

MCU Series	STM32G0
MCU Line	STM32G0x0 Value line
MCU name	STM32G030F6Px
MCU Package	TSSOP20
MCU Pin number	29

1.3. Core(s) information

Core(s)	ARM Cortex-M0+

2. Pinout Configuration




3. Pins Configuration

Pin Number TSSOP20	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
3	PC15-OSC32_OUT (PC15) *	I/O	GPIO_Output	ERR
4	VDD/VDDA	Power		
5	VSS/VSSA	Power		
6	NRST	Reset		
7	PA0 *	I/O	GPIO_Input	MODE
8	PA1	I/O	SPI1_SCK	
9	PA2	I/O	USART2_TX	
10	PA3	I/O	USART2_RX	
11	PA4 *	I/O	GPIO_Output	SPI1_CS
13	PA6	I/O	SPI1_MISO	
15	PA8	I/O	TIM1_CH1	
18	PA13	I/O	SYS_SWDIO	
19	PA14-BOOT0	I/O	SYS_SWCLK	

^{*} The pin is affected with an I/O function

4. Clock Tree Configuration



Page 4

5. Software Project

5.1. Project Settings

Name	Value	
Project Name	STM32G030F6_MAX31855	
Project Folder	D:\30_ARM_WS\workspace\STM32G030F6_MAX31855	
Toolchain / IDE	SW4STM32	
Firmware Package Name and Version	STM32Cube FW_G0 V1.4.1	
Application Structure	Advanced	
Generate Under Root	Yes	
Do not generate the main()	No	
Minimum Heap Size	0x200	
Minimum Stack Size	0x400	

5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	
Enable Full Assert	No

5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	MX_GPIO_Init	GPIO
2	SystemClock_Config	RCC
3	MX_SPI1_Init	SPI1
4	MX_TIM1_Init	TIM1
5	MX_USART2_UART_Init	USART2

6. Power Consumption Calculator report

6.1. Microcontroller Selection

Series	STM32G0
Line	STM32G0x0 Value line
мси	STM32G030F6Px
Datasheet	DS12991_Rev1

6.2. Parameter Selection

Temperature	25
Vdd	3.0

6.3. Battery Selection

Battery	Li-SOCL2(AAA700)
Capacity	700.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	10.0 mA
Max Pulse Current	30.0 mA
Cells in series	1
Cells in parallel	1


6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP1
Vdd	3.0	3.0
Voltage Source	Battery	Battery
Range	Range1-High	NoRange
Fetch Type	FLASH	Flash-PowerDown
CPU Frequency	64 MHz	16 MHz
Clock Configuration	HSI PLL	HSI
Clock Source Frequency	16 MHz	16 MHz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	5.77 mA	3.7 µA
Duration	0.1 ms	0.9 ms
DMIPS	80.0	0.0
Та Мах	128.68	130
Category	In DS Table	In DS Table

6.5. Results

Sequence Time	1 ms	Average Current	580.33 μA
Battery Life	1 month, 19 days,	Average DMIPS	80.0 DMIPS
	18 hours		

6.6. Chart



7. Peripherals and Middlewares Configuration

7.1. RCC

7.1.1. Parameter Settings:

System Parameters:

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Disabled
Data Cache Enabled

Flash Latency(WS) 0 WS (1 CPU cycle)

RCC Parameters:

HSI Calibration Value 64
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000

Power Parameters:

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

Peripherals Clock Configuration:

Generate the peripherals clock configuration TRUE

7.2. SPI1

Mode: Receive Only Master

7.2.1. Parameter Settings:

Basic Parameters:

Frame Format Motorola

Data Size 8 Bits

First Bit MSB First

Clock Parameters:

Prescaler (for Baud Rate) 16 *

Baud Rate 1000.0 KBits/s *

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

Advanced Parameters:

CRC Calculation Disabled

NSSP Mode Enabled

NSS Signal Type Software

7.3. SYS

mode: Debug

Timebase Source: SysTick

7.4. TIM1

Channel1: Output Compare CH1

7.4.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 65535

Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 16 bits value) 0
auto-reload preload Disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)

Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx_EGR)

Trigger Event Selection TRGO2 Reset (UG bit from TIMx_EGR)

Break And Dead Time management - BRK Configuration:

BRK State Disable
BRK Polarity High
BRK Filter (4 bits value) 0

BRK Sources Configuration

- Digital Input Disable

Break And Dead Time management - BRK2 Configuration:

BRK2 State Disable
BRK2 Polarity High
BRK2 Filter (4 bits value) 0

BRK2 Sources Configuration

- Digital Input Disable

Break And Dead Time management - Output Configuration:

Automatic Output State Disable
Off State Selection for Run Mode (OSSR) Disable
Off State Selection for Idle Mode (OSSI) Disable
Lock Configuration Off

Clear Input:

Clear Input Source Disable

Output Compare Channel 1:

Mode Frozen (used for Timing base)

Pulse (16 bits value) 0

Output compare preload Disable
CH Polarity High
CH Idle State Reset

7.5. **USART2**

Mode: Asynchronous

7.5.1. Parameter Settings:

Basic Parameters:

Baud Rate 9600 *

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable
ClockPrescaler 1

Advanced Features:

TX Pin Active Level Inversion

RX Pin Active Level Inversion

Disable

Data Inversion

Disable

TX and RX Pins Swapping

Overrun

Enable

DMA on RX Error

MSB First

Disable

* User modified value

8. System Configuration

8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
SPI1	PA1	SPI1_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA6	SPI1_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Low	
SYS	PA13	SYS_SWDIO	n/a	n/a	n/a	
	PA14- BOOT0	SYS_SWCLK	n/a	n/a	n/a	
TIM1	PA8	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART2	PA2	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA3	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
GPIO	PC15- OSC32_OU T (PC15)	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	ERR
	PA0	GPIO_Input	Input mode	Pull-up *	n/a	MODE
	PA4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	SPI1_CS

8.2. DMA configuration

nothing configured in DMA service

8.3. NVIC configuration

8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
System service call via SWI instruction	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
Flash global interrupt	unused		
RCC global interrupt	unused		
TIM1 break, update, trigger and commutation interrupts	unused		
TIM1 capture compare interrupt	unused		
SPI1 global interrupt	unused		
USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26	unused		

8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init	Generate IRQ	Call HAL handler
	sequence ordering	handler	
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
System service call via SWI instruction	false	true	false
Pendable request for system service	false	true	false
System tick timer	false	true	true

^{*} User modified value

9. System Views

9.1. Category view

9.1.1. Current

10. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00613878.pdf

Reference http://www.st.com/resource/en/reference_manual/DM00463896.pdf

manual

Programming http://www.st.com/resource/en/programming manual/DM00104451.pdf

manual

Errata sheet http://www.st.com/resource/en/errata_sheet/DM00625292.pdf

Application note http://www.st.com/resource/en/application_note/CD00160362.pdf

Application note http://www.st.com/resource/en/application_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application_note/DM00129215.pdf

Application note http://www.st.com/resource/en/application_note/DM00151811.pdf

Application note http://www.st.com/resource/en/application_note/DM00257177.pdf

Application note http://www.st.com/resource/en/application_note/DM00272912.pdf

Application note http://www.st.com/resource/en/application_note/DM00226326.pdf

Application note http://www.st.com/resource/en/application_note/DM00355687.pdf

Application note http://www.st.com/resource/en/application_note/DM00311483.pdf

Application note http://www.st.com/resource/en/application_note/DM00380469.pdf

Application note http://www.st.com/resource/en/application_note/DM00395696.pdf

Application note http://www.st.com/resource/en/application_note/DM00493651.pdf

Application note http://www.st.com/resource/en/application_note/DM00535045.pdf

Application note http://www.st.com/resource/en/application_note/DM00443870.pdf

Application note http://www.st.com/resource/en/application_note/DM00449912.pdf

Application note	http://www.st.com/resource/en/application_note/DM00483659.pdf
Application note	http://www.st.com/resource/en/application_note/DM00536349.pdf
Application note	http://www.st.com/resource/en/application_note/DM00625700.pdf
Application note	http://www.st.com/resource/en/application_note/DM00725181.pdf