PART ONE INTRODUCTION 1				
Chapter 1	Basic Concepts and Computer Evolution 1			
1.1	Organization and Architecture 2			
1.2	Structure and Function 3			
1.3	A Brief History of Computers 11			
1.4	The Evolution of the Intel x86 Architecture 27			
1.5	Embedded Systems 29			
1.6	Arm Architecture 33			
1.7	Cloud Computing 39			
1.8	Key Terms, Review Questions, and Problems 42			
Chapter 2	Performance Issues 45			
2.1	Designing for Performance 46			
2.2	Multicore, Mics, and GPGPUs 52			
2.3	Two Laws that Provide Insight: Ahmdahl's Law and Little's Law 53			
2.4	Basic Measures of Computer Performance 56			
2.5	Calculating the Mean 59			
2.6	Benchmarks and Spec 67			
2.7	Key Terms, Review Questions, and Problems 74			
PART TWO THE COMPUTER SYSTEM 80				
Chapter 3	A Top-Level View of Computer Function and Interconnection 80			
3.1	Computer Components 81			
3.2	Computer Function 83			
3.3	Interconnection Structures 99			
3.4	Bus Interconnection 100			
3.5	Point-to-Point Interconnect 102			
3.6	PCI Express 107			
3.7	Key Terms, Review Questions, and Problems 116			
Chapter 4	Cache Memory 120			
4.1	Computer Memory System Overview 121			
4.2	Cache Memory Principles 128			
4.3	Elements of Cache Design 131			
4.4	Pentium 4 Cache Organization 149			
4.5	Key Terms, Review Questions, and Problems 152			
	Appendix 4A Performance Characteristics of Two-Level Memories 157			

viii CONTENTS

Chapter 5	Internal Memory 165			
	Semiconductor Main Memory 166			
5.2	Error Correction 174			
5.3	DDR DRAM 180			
5.4	Flash Memory 185			
5.5	Newer Nonvolatile Solid-State Memory Technologies 187			
5.6	Key Terms, Review Questions, and Problems 190			
Chapter 6	External Memory 194			
6.1	Magnetic Disk 195			
6.2	RAID 204			
6.3	Solid State Drives 212			
6.4	Optical Memory 217			
6.5	Magnetic Tape 222			
6.6	Key Terms, Review Questions, and Problems 224			
Chapter 7	Input/Output 228			
7.1	External Devices 230			
7.2	I/O Modules 232			
7.3	Programmed I/O 235			
7.4	Interrupt-Driven I/O 239			
	Direct Memory Access 248			
7.6	Direct Cache Access 254			
7.7	I/O Channels and Processors 261			
7.8	External Interconnection Standards 263			
7.9	IBM zEnterprise EC12 I/O Structure 266			
7.10	Key Terms, Review Questions, and Problems 270			
Chapter 8	Operating System Support 275			
8.1	Operating System Overview 276			
8.2	Scheduling 287			
8.3	Memory Management 293			
8.4	Intel x86 Memory Management 304			
8.5	Arm Memory Management 309			
8.6	Key Terms, Review Questions, and Problems 314			
PART THREE ARITHMETIC AND LOGIC 318				
Chapter 9 Number Systems 318				

Chapter 9	Number Systems 318			
9.1	The Decimal System 319			
9.2	Positional Number Systems 320			
9.3	The Binary System 321			
9.4	Converting Between Binary and Decimal 321			
9.5	Hexadecimal Notation 324			
9.6	Key Terms and Problems 326			
Chapter 10 Computer Arithmetic 328				
10.1	The Arithmetic and Logic Unit 329			
10.2	Integer Representation 330			
10.3	Integer Arithmetic 335			

10.4	Floating-Point Representation 350
10.5	Floating-Point Arithmetic 358
10.6	Key Terms, Review Questions, and Problems 367
Chapter 1	1 Digital Logic 372
11.1	Boolean Algebra 373
11.2	Gates 376
11.3	Combinational Circuits 378
11.4	Sequential Circuits 396
11.5	Programmable Logic Devices 405
11.6	Key Terms and Problems 409
PART FO	UR THE CENTRAL PROCESSING UNIT 412
Chapter 1	2 Instruction Sets: Characteristics and Functions 412
12.1	Machine Instruction Characteristics 413
12.2	Types of Operands 420
12.3	Intel x86 and ARM Data Types 422
12.4	Types of Operations 425
12.5	Intel x86 and ARM Operation Types 438
12.6	Key Terms, Review Questions, and Problems 446
	Appendix 12A Little-, Big-, and Bi-Endian 452
Chapter 1	3 Instruction Sets: Addressing Modes and Formats 456
13.1	Addressing Modes 457
13.2	x86 and ARM Addressing Modes 463
13.3	Instruction Formats 469
13.4	x86 and ARM Instruction Formats 477
13.5	Assembly Language 482
13.6	Key Terms, Review Questions, and Problems 484
	' ' '
Chapter 14	Processor Structure and Function 488
14.1	Processor Organization 489
14.2	Register Organization 491
14.3	Instruction Cycle 496
14.4	Instruction Pipelining 500
14.5	The x86 Processor Family 517
14.6	The ARM Processor 524
14.7	Key Terms, Review Questions, and Problems 530
	Reduced Instruction Set Computers 535
15.1	
15.1	Instruction Execution Characteristics 537 The Lie of a Leron Property File 542
	The Use of a Large Register File 542
15.3 15.4	Compiler-Based Register Optimization 547
	Reduced Instruction Set Architecture 549
15.5	RISC Pipelining 555
15.6	MIPS R 4000 559
15.7	SPAR C 565
15.8 15.9	RISC versus CISC Controversy 570
15.9	Key Terms, Review Questions, and Problems 571

Chapter 16 Instruction-Level Parallelism and Superscalar Processors 575

- 16.1 Overview 576
- 16.2 Design Issues 581
- 16.3 Intel Core Microarchitecture 591
- 16.4 ARM Cortex-A8 596
- 16.5 ARM Cortex-M3 604
- 16.6 Key Terms, Review Questions, and Problems 608

PART FIVE PARALLEL ORGANIZATION 613

Chapter 17 Parallel Processing 613

- 17.1 Multiple Processor Organizations 615
- 17.2 Symmetric Multiprocessors 617
- 17.3 Cache Coherence and the MESI Protocol 621
- 17.4 Multithreading and Chip Multiprocessors 628
- 17.5 Clusters 633
- 17.6 Nonuniform Memory Access 640
- 17.7 Cloud Computing 643
- 17.8 Key Terms, Review Questions, and Problems 650

Chapter 18 Multicore Computers 656

- 18.1 Hardware Performance Issues 657
- 18.2 Software Performance Issues 660
- 18.3 Multicore Organization 665
- 18.4 Heterogeneous Multicore Organization 667
- 18.5 Intel Core i7-990X 676
- 18.6 ARM Cortex-A15 MPCore 677
- 18.7 IBM zEnterprise EC12 Mainframe 682
- 18.8 Key Terms, Review Questions, and Problems 685

Chapter 19 General-Purpose Graphic Processing Units 688

- 19.1 Cuda Basics 689
- 19.2 GPU versus CPU 691
- 19.3 GPU Architecture Overview 692
- 19.4 Intel's Gen8 GPU 701
- 19.5 When to Use a GPU as a Coprocessor 704
- 19.6 Key Terms and Review Questions 706

PART SIX THE CONTROL UNIT 707

Chapter 20 Control Unit Operation 707

- 20.1 Micro-Operations 708
- 20.2 Control of the Processor 714
- 20.3 Hardwired Implementation 724
- 20.4 Key Terms, Review Questions, and Problems 727

Chapter 21 Microprogrammed Control 729

- 21.1 Basic Concepts 730
- 21.2 Microinstruction Sequencing 739
- 21.3 Microinstruction Execution 745
- 21.4 TI 8800 755
- 21.5 Key Terms, Review Questions, and Problems 766