




# Chapter 7: ALU and CPU creation

Asst.Prof.Dr.Supakit Nootyaskool




# Objective



- To understand the functioning and structure arithmetic logic circuits.
- To recognize the functional concept of the CPU design.
- how cpu was created?

GPU ใหม่นี้ → ใช้คำนวณ Vector

# CPU structure




# 1Bit Half Adder circuit



A	B	XOR	AND
		Sum	Carry out
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


# 1Bit Full adder circuit



Carry in	A	B	Sum	Carry out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

# 4Bit adder circuit

8Bit  
↓  
2016-01-01




A = 1110

B = 0110

Ci	1	1	0	
A	1	1	1	0 +
B	0	1	1	0
S	0	1	0	0
Co	1			


# 1Bit Half Subtractor



A	B	Diff	Borrow O
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

# 1Bit Full Subtractor

2hr Exam




Rules

Diff =  $|A - B - \text{Borrow}|$   
BorrowO = 1 ;  $A < (B + \text{Borrow})$

A	B	Borrow I	Diff	Borrow O
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



# 1 Bit Comparator circuit



<b>A</b>	<b>B</b>	<b>A &lt; B</b>	<b>A = B</b>	<b>A &gt; B</b>
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

# 2Bit Comparator circuit

INPUT				OUTPUT		
A1	A0	B1	B0	A<B	A=B	A>B
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

A1A0 \ B1B0	A>B			
	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	1	1	0	1
10	1	1	0	0

A1A0 \ B1B0	A=B			
	00	01	11	10
00	1	0	0	0
01	0	1	0	0
11	0	0	1	0
10	0	0	0	1

A1A0 \ B1B0	A<B			
	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0

3 circuit

# 2Bit Comparator circuit

- $A > B$ 
  - $A1B1' + A0B1'B0' + A1A0B0'$
- $A = B$ 
  - $A1'A0'B1'B0' + A1'A0B1'B0 + A1A0B1B0 + A1A0'B1B0'$
  - $(A0 \text{ Ex-Nor } B0) (A1 \text{ Ex-Nor } B1)$
- $A < B$ 
  - $A1'B1 + A0'B1B0 + A1'A0'B0$

**A > B**

A1A0 \ B1B0	00	01	11	10
	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	1	1	0	1
10	1	1	0	0


**A = B**

A1A0 \ B1B0	00	01	11	10
	00	01	11	10
00	1	0	0	0
01	0	1	0	0
11	0	0	1	0
10	0	0	0	1


**A < B**

A1A0 \ B1B0	00	01	11	10
	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0


# 2Bit Comparator circuit



# 4Bit Comparator circuit



# Cascading Comparator circuit



# 4-BIT CPU CREATION

# Create a simple CPU

- Size: 4 Bits ( $\approx 1970s$ )
- 2 Register (A and B)

เก็บข้อมูล


IC  
↓  
FPGA  
- chip ที่ control วงจร  
↳ เซตโปรแกรม



# Register

*(more layer to variable)*



- The register is used collecting data like as variable
- Register create from a memory (D-FF)
- Example Register A



*Latch*

# Register

- Signal
  - Clock
  - Read/Write
  - Input and Output (Bidirectional data)



ใส่ค่า, เขียน read/write  tristate gate on control


# Instruction set

ကိရိယာစာရင်း


Inst. ID	Command
0 (000)	$A = 0$
1 (001)	$B = 0$
2 (010)	$A = A + 1$
3 (011)	$B = B + 1$
4 (100)	$A = A + B$
5 (101)	$A < B$ {Compare Bit (CB) = 1 and otherwise CB = 0}
6 (110)	Out A
7 (111)	Out B

→ on display

Inst. [000]  $A = 0$




Inst. [001] B = 0




# Bus

- A bus is a group of wires that uses in circuit design to reduce the number of the connection.




# Inst. [010] $A=A+1$

- 1 Bit full-adder (FA)



# Inst. [010] $A=A+1$




- 4 Bit adder circuit




Inst. [010]  $A=A+1$  *→ CPU 2 costs*

*#1*  
*#2*



- Two clocks command
  - Calculate  $A+1$  and keeping in Latch
  - Load data from latch to Register A


# Inst. [011] $B=B+1$




Inst. [100]  $A = A+B$

- How do we build  $A = A+B$  circuit?

Inst. [100]  $A = A+B$




# Inst. [100] $A = A+B$




Inst. [101]  $A < B$

- 1 Bit comparator circuit




# Inst. [101] $A < B$

- 4 Bit comparator circuit



# Inst. [101] $A < B$


~~Output~~ → Output ที่ผิดพลาด






Inst. [110] Out A

Inst. [111] Out B



# Control signals

- 8 Control signals
  - 001
    - Step1
    - Step2
  - 010
  - 011
    - Step1
    - Step2
  - 100
    - Step1
    - Step2
  - 101
    - Step1
    - Step2
  - 110
  - 111



# Programmer writes a program

A = 0

B = 0

A = A+1

A = A+1

Out A

B = B+1

A = A+B

Out A

Out B

Inst. ID	Command
0 (000)	A = 0
1 (001)	B = 0
2 (010)	A = A+1
3 (011)	B = B + 1
4 (100)	A = A+B
5 (101)	A < B {Compare Bit (CB) = 1 and otherwise CB = 0}
6 (110)	Out A
7 (111)	Out B

Compile

Machine Language

• 0 1 2 2 6 3 4 6 7  
(Hex)

- 000
- 001
- 010
- 010
- 110
- 011
- 100
- 110
- 111

R  
U  
N


# Keeping program to memory

Address	Data	a0
0 (0000)	0 (000)	a1
1 (0001)	1 (001)	a2
2 (0010)	2 (010)	a3
3 (0011)	2 (010)	
4 (0100)	6 (110)	
5 (0101)	3 (011)	
6 (0110)	4 (100)	
7 (0111)	6 (110)	d0
8 (1000)	7 (111)	d1
9 (1001)	-	d2
10 (1010)	-	

**R**

- Memory
  - Address bus (a0-a3)
  - Data bus (d0-d2)
  - Read signal


# Read memory with a counter



# Decode instruction

- Decoding instruction uses a decoder circuit
  - 3 to 8

Inst. ID	Command
0 (000)	A = 0
1 (001)	B = 0
2 (010)	A = A + 1
3 (011)	B = B + 1
4 (100)	A = A+B
5 (101)	A < B {Compare Bit (CB) = 1 and otherwise CB = 0}
6 (110)	Out A
7 (111)	Out B



# Instructions use two clocks

- Control circuit
  - Counter 2 clock
  - Control each step in each instruction.

