Design Rules Verification ReportFilename: C:\Users\mmeagher\Documents\Projects\RomeoZeroGenII\7404337_RZ_G2\7404

Warnings 0 Rule Violations 0

Warnings Total 0

| Rule Violations | | |
|--|---|--|
| Clearance Constraint (Gap=10mil) (InNamedPolygon('GND_L02_P002')),(All) | 0 | |
| Clearance Constraint (Gap=10mil) (All),(All) | 0 | |
| Clearance Constraint (Gap=10mil) (InNamedPolygon('P3V_L03_P005')),(All) | 0 | |
| Short-Circuit Constraint (Allowed=No) (All),(All) | 0 | |
| Un-Routed Net Constraint ((All)) | 0 | |
| Width Constraint (Min=6mil) (Max=10mil) (Preferred=6mil) (All) | | |
| Width Constraint (Min=8mil) (Max=10mil) (Preferred=10mil) (InNet('P3V')) | | |
| Width Constraint (Min=8mil) (Max=30mil) (Preferred=10mil) (InNet('GND')) | | |
| Power Plane Connect Rule(Direct Connect)(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) | | |
| Hole Size Constraint (Min=1mil) (Max=100mil) (All) | | |
| Hole To Hole Clearance (Gap=10mil) (All),(All) | | |
| Minimum Solder Mask Sliver (Gap=3mil) (HasFootprint('VQFN-20 (3MMX3MM)')),(All) | | |
| Silk to Silk (Clearance=10mil) (All),(All) | | |
| Component Clearance Constraint (Horizontal Gap = 10mil, Vertical Gap = 10mil) (Disabled)(All),(All) | | |
| Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All) | | |
| Total | 0 | |

Page 1 of 1 Monday 3 Apr 2023 11:20:18 AN.

Electrical Rules Check Report

| Class | Document | Message |
|---------|----------------------|--|
| Warning | 7404337_RZ_G2.SchDoc | Off grid Pin J2-3 at 1849.537mil,5103.987mil |
| Warning | 7404337_RZ_G2.SchDoc | Off grid Pin J2-4 at 1853.661mil,5002.953mil |

