



LED Top Overlay







Top Coverlay




Top Layer 1




Layer 2




Layer 3/Top LED




Bottom Layer



Bottom Coverlay



Bottom Overlay




Cutout in Stiffener


3 THIS ENTIRE DOCUMENT AND ALL INFORMATION THEREON IS CONFIDENTIAL AND PROPRIETARY AND THE EXCLUSIVE PROPERTY OF SIG SAUER, INC. AND SHALL NOT BE REPRODUCED, DUPLICATED OR COPIED IN WHOLE OR IN PART, DISCLOSED OR MADE AVAILABLE TO ANY OTHER PERSON, FIRM, CORPORATION, OR ENTITY OR OTHERWISE USED WITHOUT THE PRIOR WRITTEN PERMISSION OF SIG SAUER, INC. ALL DRAWINGS AND PRINTS, WHETHER IN PRINTED OR ELECTRONIC FORMAT, MAY ONLY BE USED FOR THE PURPOSE FOR WHICH PERMISSION TO USE WAS GRANTED. THIS DOCUMENT MAY CONTAIN TECHNOLOGY OR TECHNICAL DATA REGULATED BY THE INTERNATIONAL TRAFFIC IN ARM REGULATIONS OR EXPORT ADMINISTRATION REGULATIONS. TRANSFER OF THIS DOCUMENT TO A FOREIGN PERSON MAY BE PROHIBITTED BY FEDERAL LAW. USERS MUST COMPLY WITH ALL REGULATIONS AND DETERMINE COMPLIANCE PRIOR TO TRANSFER PCB Fab Notes (dimensions in mm)---1. Refer to 7404337 drawing pdf for additional requirements. For PCB stackup ('A', 'B', 'C'), refer to stackup file in Project Outputs > FAB folder. Finish: Exposed conductive pads and traces plated with ENIG per IPC-4552. Soldermask: CM is allowed to alter soldermask expansion as required. Layer-to-layer registration <0.152. 6. PCB to be lead free and RoHS compliant, and compatible with RoHS assembly methods. В В 7. Inner layer copper pullback from board edge allowed. Silkscreen: white, permanent, non-conductive ink. Keep clear of solder pads. No controlled impedance requirements. 10. Hole tolerance: +/-.076 (drill position); diameter +/-.076 (PTH). 11. Coverlay may be added over black in the C section of stackup to create smaller solder dams to prevent solder bridges. 12. There are two additional files for top paste and solder for the layer 3 top. Top Layer 1 13. Stiffener on the bottom side of section A needs a mechanical cutout for 5-pin, see drawing. 14. Mounting slots for J2 show plating through the stiffener that shoudln't be there the plating should not extend to stiffener. 15. Bottom Coverlay Print should be printed on the bottom of the stiffener, not the bottom of the flex circuit. LED Top Overlay Fab Notes Board Outline Title  $\square$ CIRCUIT BOARD, ROMEO ZERO, GEN2 BOARD Size Revision Number 7404337 00 A 3/30/23 Sheet Date: Exeter, NH 03833 18 Industrial Drive Drawn By: MM 2 1 3 4

3 4 THIS ENTIRE DOCUMENT AND ALL INFORMATION THEREON IS CONFIDENTIAL AND PROPRIETARY AND THE EXCLUSIVE PROPERTY OF SIG SAUER, INC. AND SHALL NOT BE REPRODUCED, DUPLICATED OR COPIED IN WHOLE OR IN PART, DISCLOSED OR MADE AVAILABLE TO ANY OTHER PERSON, FIRM, CORPORATION, OR ENTITY OR OTHERWISE USED WITHOUT THE PRIOR WRITTEN PERMISSION OF SIG SAUER, INC. ALL DRAWINGS AND PRINTS, WHETHER IN PRINTED OR ELECTRONIC FORMAT, MAY ONLY BE USED FOR THE PURPOSE FOR WHICH PERMISSION TO USE WAS GRANTED. THIS DOCUMENT MAY CONTAIN TECHNOLOGY OR TECHNICAL DATA REGULATED BY THE INTERNATIONAL TRAFFIC IN ARM REGULATIONS OR EXPORT ADMINISTRATION REGULATIONS. TRANSFER OF THIS DOCUMENT TO A FOREIGN PERSON MAY BE PROHIBITTED BY FEDERAL LAW. USERS MUST COMPLY WITH ALL REGULATIONS AND DETERMINE COMPLIANCE PRIOR TO TRANSFER В DrillDrawing Board Outline Hole tolerance: +/-.076 (drill position): diameter +/-.076 (PTH). Symbol Count Hole Size Routed Path Length Plated Hole Type Hole Length 17.00mil (0.432mm) 62.00mil (1.575mm) 45.00mil (1.143mm) Slot 35.00mil (0.889mm) NPTH Round 11.81mil (0.300mm) PTH Round 8.00mil (0.203mm) 0 PTH Round 52 Total Slot definitions: Routed Path Length = Calculated from tool start centre position to tool end centre position.


Hole Length = Routed Path Length + Tool Size = Slot length as defined in the PCB layout Title  $\square$ CIRCUIT BOARD, ROMEO ZERO, GEN2 BOARD Size Revision Number 7404337 00  $\hat{\vdash}$ Sheet 3/30/23 18 Industrial Drive Exeter, NH 03833 Drawn By: MM 3




## TopPaste



Top Coverlay





**Bottom Coverlay** 

3 THIS ENTIRE DOCUMENT AND ALL INFORMATION THEREON IS CONFIDENTIAL AND PROPRIETARY AND THE EXCLUSIVE PROPERTY OF SIG SAUER, INC. AND SHALL NOT BE REPRODUCED, DUPLICATED OR COPIED IN WHOLE OR IN PART, DISCLOSED OR MADE AVAILABLE TO ANY OTHER PERSON, FIRM, CORPORATION, OR ENTITY OR OTHERWISE USED WITHOUT THE PRIOR WRITTEN PERMISSION OF SIG SAUER, INC. ALL DRAWINGS AND PRINTS, WHETHER IN PRINTED OR ELECTRONIC FORMAT, MAY ONLY BE USED FOR THE PURPOSE FOR WHICH PERMISSION TO USE WAS GRANTED. THIS DOCUMENT MAY CONTAIN TECHNOLOGY OR TECHNICAL DATA REGULATED BY THE INTERNATIONAL TRAFFIC IN ARM REGULATIONS OR EXPORT ADMINISTRATION REGULATIONS. TRANSFER OF THIS DOCUMENT TO A FOREIGN PERSON MAY BE PROHIBITTED BY FEDERAL LAW. USERS MUST COMPLY WITH ALL REGULATIONS AND DETERMINE COMPLIANCE PRIOR TO TRANSFER PCB Fab Notes (dimensions in mm)---1. Refer to 7404337 drawing pdf for additional requirements. 2. For PCB stackup ('A', 'B', 'C'), refer to stackup file in Project Outputs > FAB folder. Finish: Exposed conductive pads and traces plated with ENIG per IPC-4552. Soldermask: CM is allowed to alter soldermask expansion as required. Layer-to-layer registration <0.152. 6. PCB to be lead free and RoHS compliant, and compatible with RoHS assembly methods. В В 7. Inner layer copper pullback from board edge allowed. Silkscreen: white, permanent, non-conductive ink. Keep clear of solder pads. No controlled impedance requirements. 10. Hole tolerance: +/-.076 (drill position); diameter +/-.076 (PTH). A 1 03 III 02 III 02 III 11. Coverlay may be added over black in the C section of 7404337 01 stackup to create smaller solder dams to prevent solder bridges. 12. There are two additional files for top paste and solder for the layer 3 top. 13. Stiffener on the bottom side of section A needs a mechanical cutout for 5-pin, see drawing. 14. Mounting slots for J2 show plating through the stiffener that shoudln't be there the plating should not extend to stiffener. 15. Bottom Coverlay Print should be printed on the bottom of the stiffener, not the bottom of the flex circuit. PCA Assembly Notes--Bottom Overlau 1. Assemble per IPC-A-610, Class 2. Double sided assembly. 2. Lead free, No Wash, RoHS compliant assembly. 4. ESD sensitive assembly. Package and handle in accordance with ESD procedures. Fab Notes 5. Optical components at D1. Keep D1 lens clear of debris and contaminants. Assembly Notes 6. No component at J3, programming pads. Keep pads clear of contaminants. Cutout in Stiffener 7. Refer to 7404337 dwg pdf for additional requirements. Board Outline 8. The 7404337 board will be used for three different BOMS Title  $\square$ CIRCUIT BOARD, ROMEO ZERO, GEN2 BOARD Size Revision Number 7404337 00 A 3/30/23 Sheet Date: Exeter, NH 03833 18 Industrial Drive File: Drawn By: MM 2 1 3 4