

project_21 - [D:/22ECB0C34 V.MEGHANA/project_21/project_21.xpr] - Vivado 2018.3

File Edit Flow Tools Reports Window Layout View Help Quick Access

write_bitstream Complete

Serial I/O Analyzer

Flow Navigator

IMPLEMENTATION

- Run Synthesis
- Open Synthesized Design
- Run Implementation
- Open Implemented Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Utilization
 - Report Power
 - Schematic
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager
 - Open Target

Hardware Manager - localhost\\linux_tcf\\Digilent210292A6EB6BA

hw_vios

hw_vio_1

Name	Value	Acti...	Directi...	VIO
design_1_1/safety_lock_0_unlock_r	[B] 1		Input	hw_vio_1
design_1_1/iwo_0_probe_out0	[B] 1		Output	hw_vio_1
design_1_1/iwo_0_probe_out1	[B] 1		Output	hw_vio_1
design_1_1/iwo_0_probe_out2	[B] 1		Output	hw_vio_1
design_1_1/iwo_0_probe_out4	[B] 0		Output	hw_vio_1
design_1_1/iwo_0_probe_out8[6:0]	[U] 0		Output	hw_vio_1
design_1_1/iwo_0_probe_out9[6:0]	[U] 0		Output	hw_vio_1
design_1_1/iwo_0_probe_out10[1:0]	[B] 00		Output	hw_vio_1
design_1_1/safety_lock_0_err	[B] 0		Input	hw_vio_1
design_1_1/safety_lock_0_unlock_l	[B] 1		Input	hw_vio_1
design_1_1/iwo_0_probe_out3	[B] 1		Output	hw_vio_1
design_1_1/iwo_0_probe_out5	[B] 0		Output	hw_vio_1
design_1_1/iwo_0_probe_out6[15:0]	[U] 9863		Output	hw_vio_1
design_1_1/iwo_0_probe_out7[15:0]	[U] 7471		Output	hw_vio_1

Tcl Console Messages Serial I/O Links Serial I/O Scans

16:07 18-04-2024

project_23 - [D:/22ECB0C34 V.MEGHANA/project_23/project_23.xpr] - Vivado 2018.3

File Edit Flow Tools Reports Window Layout View Help Quick Access

write_bitstream Complete

Serial I/O Analyzer

Flow Navigator

IMPLEMENTATION

- Run Implementation
- Open Implemented Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Utilization
 - Report Power
 - Schematic
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager
 - Open Target
 - Program Device
 - Add Configuration Memory De

Hardware Manager - localhost\\linux_tcf\\Digilent210292A6EB6BA

design_1.v x lock.v x hw_ila_1 x hw_vios

hw_vio_1

Name	Value	Acti...	Directi...	VIO
design_1_1/safety_lock_0_err	[B] 1		Input	hw_vio_1
design_1_1/iwo_0_probe_out0	[B] 1		Output	hw_vio_1
design_1_1/iwo_0_probe_out1	[B] 1		Output	hw_vio_1
design_1_1/iwo_0_probe_out2	[B] 0		Output	hw_vio_1
design_1_1/iwo_0_probe_out4	[B] 1		Output	hw_vio_1
design_1_1/iwo_0_probe_out5	[B] 1		Output	hw_vio_1
design_1_1/iwo_0_probe_out8[6:0]	[U] 74		Output	hw_vio_1
design_1_1/safety_lock_0_unlock_l	[B] 0		Input	hw_vio_1
design_1_1/safety_lock_0_unlock_r	[B] 1		Input	hw_vio_1
design_1_1/iwo_0_probe_out3	[B] 1		Output	hw_vio_1
design_1_1/iwo_0_probe_out6[15:0]	[U] 0		Output	hw_vio_1
design_1_1/iwo_0_probe_out7[15:0]	[U] 7471		Output	hw_vio_1
design_1_1/iwo_0_probe_out9[6:0]	[U] 80		Output	hw_vio_1
design_1_1/iwo_0_probe_out10[1:0]	[B] 01		Output	hw_vio_1

Tcl Console Messages Serial I/O Links Serial I/O Scans

13:30 23-04-2024

project_23 - [D:/22ECB0C34 V.MEGHANA/project_23/project_23.xpr] - Vivado 2018.3

File Edit Flow Tools Reports Window Layout View Help Quick Access

write_bitstream Complete

Serial I/O Analyzer

Flow Navigator

- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Utilization
 - Report Power
 - Schematic
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager
 - Open Target
 - Program Device
 - Add Configuration Memory Device

HARDWARE MANAGER - localhost\\xilnx_lct\\Digilent210292A6EB6BA

design_1.v lock.v hw_ila_1 hw_vios

hw_vio_1

Name	Value	Acti...	Directi...	VIO
design_1_itsafety_lock_0_en	[B] 1		Input	hw_vio_1
design_1_itsafety_lock_0_out0	[B] 1		Output	hw_vio_1
design_1_itsafety_lock_0_out1	[B] 0		Output	hw_vio_1
design_1_itsafety_lock_0_out2	[B] 1		Output	hw_vio_1
design_1_itsafety_lock_0_out4	[B] 1		Output	hw_vio_1
design_1_itsafety_lock_0_out5	[B] 0		Output	hw_vio_1
design_1_itsafety_lock_0_out8[6:0]	[U] 74		Output	hw_vio_1
design_1_itsafety_lock_0_unlock_l	[B] 0		Input	hw_vio_1
design_1_itsafety_lock_0_unlock_r	[B] 1		Input	hw_vio_1
design_1_itsafety_lock_0_out3	[B] 1		Output	hw_vio_1
design_1_itsafety_lock_0_out9[15:0]	[U] 1234		Output	hw_vio_1
design_1_itsafety_lock_0_out7[15:0]	[U] 7471		Output	hw_vio_1
design_1_itsafety_lock_0_out6[6:0]	[U] 0		Output	hw_vio_1
design_1_itsafety_lock_0_out10[1:0]	[B] 10		Output	hw_vio_1

Tcl Console Messages Serial I/O Links Serial I/O Scans

13:22 23-04-2024

project_21 - [D:/22ECB0C34 V.MEGHANA/project_21/project_21.xpr] - Vivado 2018.3

File Edit Flow Tools Reports Window Layout View Help Quick Access

write_bitstream Complete

Serial I/O Analyzer

Flow Navigator

- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Utilization
 - Report Power
 - Schematic
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager
 - Open Target

HARDWARE MANAGER - localhost\\xilnx_lct\\Digilent210292A6EB6BA

safety_lock.v hw_vios

hw_vio_1

Name	Value	Acti...	Directi...	VIO
design_1_itsafety_lock_0_unlock_r	[B] 1		Input	hw_vio_1
design_1_itsafety_lock_0_out0	[B] 1		Output	hw_vio_1
design_1_itsafety_lock_0_out1	[B] 0		Output	hw_vio_1
design_1_itsafety_lock_0_out2	[B] 1		Output	hw_vio_1
design_1_itsafety_lock_0_out4	[B] 1		Output	hw_vio_1
design_1_itsafety_lock_0_out8[6:0]	[U] 74		Output	hw_vio_1
design_1_itsafety_lock_0_out9[6:0]	[U] 00		Output	hw_vio_1
design_1_itsafety_lock_0_out10[1:0]	[B] 10		Output	hw_vio_1
design_1_itsafety_lock_0_err	[B] 0		Input	hw_vio_1
design_1_itsafety_lock_0_unlock_l	[B] 1		Input	hw_vio_1
design_1_itsafety_lock_0_out3	[B] 1		Output	hw_vio_1
design_1_itsafety_lock_0_out5	[B] 1		Output	hw_vio_1
design_1_itsafety_lock_0_out6[15:0]	[U] 9863		Output	hw_vio_1
design_1_itsafety_lock_0_out7[15:0]	[U] 7471		Output	hw_vio_1

Tcl Console Messages Serial I/O Links Serial I/O Scans

16:10 18-04-2024

