# Digital Logic Circuit Simulator

Group Members: Meghanad Shingate (09307608) Nirbhay Rane (09307905) Bharat Kumar (09307904)

 $\label{eq:Group:13} \mbox{AE663 Final Presentation} \\ \mbox{(Google code repository - http://code.google.com/p/pydlcs/)}$ 

November 28, 2011

### Problem Statement

### Implementation of Logic Circuit Simulator using Python

- Basic logic gates (e.g. AND, OR, NOR, etc.)
- Combinational Logic circuits (e.g. Half adder, Full adder, Mux/Demux etc.)
- Sequential Logic circuits (e.g Flip-Flop, Counters, Shift registers etc.)
- Digital signal sources (e.g. clock source)
- Simulation of any circuit designed using above elements

### Implementation Details - Class Structure




Figure: Class Structure

# Implementation Details - Simulator Model




Figure: Simulator model

### Implementation Details - Simulator Model




Figure: SIMU Class details




Figure: i/o stream model

## Coding Details - Basic Gates

### Logic Gate Class - Abstract Class

```
1 # CLASS : LOGIC GATE (LG)
2 class LG :
3    def __init__ (self, name) :
4         self.name = name
5    def evaluate (self) : return
```

## Coding Details - Basic Gates

### Logic Gate Class - Abstract Class

```
1 # CLASS : LOGIC GATE (LG)
2 class LG :
3    def __init__ (self, name) :
4         self.name = name
5    def evaluate (self) : return
```

### AND Gate

```
_____
2 # CLASS : GATE2 (2 INPUTS, 1 OUTPUT GATES)
  class Gate2 (LG) :
                           # two input gates. Inputs A and B. Output C.
      def __init__ (self, name) :
        LG. init (self. name)
        self.A = Connector(self.'A', activates=1)
         self.B = Connector(self.'B', activates=1)
        self.C = Connector(self.'C')
12 # CLASS : AND GATE (And)
14 class And (Gate2) : # two input AND Gate
      def init (self, name) :
15
16
         Gate2.__init__ (self, name)
17
      def evaluate (self) : self.C.set(self.A.value and self.B.value)
```

# Coding Details - Derived Gates

#### XOR Gate CLASS : XOR GATE (Xor) class Xor (Gate2) : def \_\_init\_\_ (self, name) : Gate2.\_\_init\_\_ (self, name) self.A1 = And("A1") # See circuit drawing to follow connections self.A2 = And("A2")9 self. I1 = Not("I1") 10 self. I2 = Not("I2") 11 self.01 = Or ("01") 12 self.A.connect ([ self.A1.A. self.I2.A]) ([ self.I1.A, self.A2.A]) 13 self.B.connect 14 self. I1. B. connect ([ self. A1. B ]) 15 self.I2.B.connect ([ self.A2.B ]) self.A1.C.connect ([ self.O1.A ]) 16 17 self.A2.C.connect ([ self.O1.B ]) self.O1.C.connect ([ self.C ]) 18

## Coding Details - Sequential Element

### T Flip Flop

```
# T - FlipFlop
  class TFlipFlop (LG):
   def __init__(self, name):
   LG.__init__(self,name)
   self.T = Connector(self,'T')
   self.Q = Connector(self,'Q')
10
    self.C = Connector(self,'C', activates = 1)
11
12
     self.Q.value = 0
     self.prev = 0
13
14
15
   def evaluate (self):
   if (not self.C.value) and self.prev and self.T.value: # clock drop and T=1
16
17
    self.Q.set(not self.Q.value)
     self.prev = self.C.value
18
```

# **Example Circuit Simulation - Circuit**




Figure: Example - 4 Bit synchronous binary counter

### Example Circuit Simulation - Code

```
1 # A 4 Bit Syncronous Binary Counter using JK Flip Flpos
 2 from libpydlcs import *
4 sim = SIMU('sim1', start = 0, plots = 1, debug =1, pclk = 1, step =0, clocks=33)
6 CO = ConstSrc('CS', value =1)
 7
8 01 = Ostream('OUT1', stream = 1)
9 02 = Ostream('OUT2', stream = 1)
10 03 = Ostream('OUT3', stream = 1)
11 04 = Ostream('OUT4', stream = 1)
12
13 JK1 = JKFlipFlop('JK1')
14 JK2 = JKFlipFlop('JK2')
15 JK3 = JKFlipFlop('JK3')
16 JK4 = JKFlipFlop('JK4')
17
18 A1 = And('A1')
19 A2 = And('A2')
20
21 sim.clk_out.connect([JK4.C, 04.clk_in, JK3.C, 03.clk_in, JK2.C, 02.clk_in, C0.clk_in, JK1.C, 01.clk_in])
22 CO.data out.connect([JK1.J. JK1.K])
23 JK1.Q.connect([JK2.J, JK2.K, A1.A, O1.data_in])
24 JK2.Q.connect([A1.B. 02.data in])
25 A1.C.connect([JK3.J. JK3.K. A2.A])
26 JK3.Q.connect([A2.B. 03.data in])
27 A2.C.connect([JK4.J. JK4.K])
28 JK4.Q.connect([04.data_in])
30 sim.addplot([01.data, 02.data, 03.data, 04.data])
31 sim.addpname(["Q1", "Q2", "Q3", "Q4"])
32
33 \text{ sim.start} = 1
34 sim.simulate()
```

### **Example Circuit Simulation - Plots**




Figure: Example - 4 Bit synchronous binary counter plot

# Project Status & future work

### Project Status

- Project status Complete as per proposal
- Work hours put approximately 25 hours per person

# Project Status & future work

### **Project Status**

- Project status Complete as per proposal
- Work hours put approximately 25 hours per person

### Future Work

- GUI is not provided completely, so this could be potential future work.
- Feedback that activates the evaluation function is not possible in current release, this problem could be rectified.

Thank You!