# **Lab 4 Report**

ECE 124 Group 8 Session 202

Meghana Reddy Vusirika

#### **Main Files:**

• LogicalStep\_Lab4\_top.vhd - The main file

```
□-- Lab Session 202
|-- Team #8
 23456789
          -- Team #8
-- Meghana Reddy Vusirika (21053635) & Okusanya Oluwatise (21054732)
           LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
10
11
-- Declaring design I/O and including parameters that customize the design of the LogicalStep_Lab4_top file
        □entity LogicalStep_Lab4_top is port (
                                                                                                                              -- 1 bit 50 MHz FPGA Clock input
-- 1 bit reset input (active low)
-- 4 bit push-button inputs (active low)
-- 8 bit switch inputs
-- 8 bit output for displaying the the lab4 project details
                                             in std_logic;
in std_logic_vector(3 downto 0);
in std_logic_vector(7 downto 0);
out std_logic_vector(7 downto 0);
                        pb_n
                        sw
leds
                      you can add temporary output ports here if you need to debug your design or to add internal signals for your simulations \,
                                       out std_logic;
         □-- sm_clken1
|-- blink_sig1
                 EW_a
            -- EW_g
-- EW_d
-- NS_a
            -- NS_g
-- NS_d
                 seg7_data : out std_logic_vector(6 downto 0);
seg7_char1 : out std_logic;
seg7_char2 : out std_logic
                                                                                                               -- 7-bit outputs to a 7-segment
-- seg7 digi selectors
-- seg7 digi selectors
           );
          END LogicalStep_Lab4_top;
         ☐ARCHITECTURE SimpleCircuit OF LogicalStep_Lab4_top IS
                 component segment7_mux port (
                                                                                                                           -- digit 1 (left) = EW, digit 2 (right) = NS
                                             : in std_logic := '0';
: in std_logic_vector(6 downto 0);
: in std_logic_vector(6 downto 0);
: out std_logic_vector(6 downto 0);
: out std_logic;
: out std_logic;
                                                                                                                          -- 7 bit input where bits 6 to 0 represent segments G,F,E,D,C,B,A -- 7 bit input where bits 6 to 0 represent segments G,F,E,D,C,B,A
                       DTN2
                       DIN1
DOUT
                       DIG2
                  end component;
                 component clock_generator port (
                                                 : in boolean;
: in std_logic;
: in std_logic;
: out std_logic;
: out std_logic
                       sim mode
                      reset
clkin
sm_clken
blink
                 end component;
                 component pb_filters port (
                      clkin : in std_logic;
rst_n : in std_logic;
rst_n_filtered : out std_logic;
pb_n : in std_logic_vector (3 downto 0);
pb_n_filtered : out std_logic_vector(3 downto 0);
                 end component:
```

```
81
                                        component pb_inverters port (
     82
83
84
85
86
87
88
                                                                                                                                                                                                                                                                   -- 1 bit input from reset button before inverting (active low)
-- 1 bit output from reset input after inverting (active high)
-- 4 bit inputs from push buttons before inverting (active low)
-- 4 bit outputs from push but
                                                   rst_n : in std_logic;
rst : out std_logic;
pb_n_filtered : in std_logic_vector (3 downto 0);
pb : out std_logic_vector(3 downto 0)
 89
90
91
92
93
94
95
96
97
98
99
                                         end component;
                                        component synchronizer port(
                      \vdash
                                                                                                                                                                                                              -- 1 bit clock signal input
-- 1 bit reset button input
-- 1 bit input from pb(0), pb(1), or reset button
-- 1 bit synchronizer output (to be used in holding register as an input)
                                                                                                                       : in std_logic;
: in std_logic;
: in std_logic;
: out std_logic
                                                    c1k
                                                    reset
                                                    din
                                                    dout
                                         end component;
                                        component holding_register port (
                      101
 102
                                                   clk : in std_logic;
reset : in std_logic;
register_clr : in std_logic;
din : in std_logic;
in std_logic;
cout std_logic;
                                                                                                                                                                                                             -- clock signal input
-- reset button input
-- crossing signal clear input
-- output from synchronizer used as an input here
-- output that is held for the state machine
103
104
105
106
107
108
109
110
                                        end component;
component State_Machine_Moore port (
                                   -- Inputs --
                                                                                                 : IN std_logic;
                                                                                                                                                                  -- 1 bit clock input
-- 1 bit clock input
-- 1 bit reset input
-- 1 bit NS pedestrian request (outputs from holding registor) input
-- 1 bit EW pedestrian request (outputs from holding registor) input
-- 1 bit blinking signal (clock generator's output) input
                                    clk_50
clk_input
                                   reset
NS_cross_req
EW_cross_req
blnk
                                   -- Outputs --
                                 outNSred
outNSamber
outNSgreen
outEWred
outEWamber
outEWgreen
NS_clear_crossing
EW_clear_crossing
NS_cross_display
EW_cross_display
                                                                                                 OUT std_logic;
                                                                                                                                                                 -- 1 bit NS direction lights [red(seg a)] input
-- 1 bit NS direction lights [red(seg a)] input
-- 1 bit NS direction lights [red(seg a)] input
-- 1 bit NS direction lights [red(seg a)] input
-- 1 bit NS direction lights [red(seg a)] input
-- 1 bit NS direction lights [red(seg a)] input
-- 1 bit NS direction lights [red(seg a)] input
-- 1 bit EW pedestrian request (outputs from holding registor) input
-- 1 bit EW pedestrian request (outputs from holding registor) input
-- 1 bit EW pedestrian request (outputs from holding registor) input
-- 1 bit EW pedestrian request (outputs from holding registor) input
-- 1 bit EW pedestrian request (outputs from holding registor) input
                                                                                                  : OUT std_logic;
                                                                                                : out std_logic_vector(3 downto 0) -- 4 bit current state number input which is to be displayed using leds 7 to 4
                                   state num
                                  );
                                   end component;
                                   CONSTANT sim_mode : boolean := FALSE; -- set to FALSE for LogicalStep board downloads and set to TRUE for SIMULATIONS SIGNAL rst, rst_n_filtered, synch_rst : std_logic; signal pb_n_filtered, pb : std_logic ownto 0);
                                   signal NSout : std_logic;
signal EWout : std_logic;
                                                                                                                                                        -- 1 bit NS direction synchronizer output & holding registor input (signal) -- 1 bit EW direction synchronizer output & holding registor input (signal)
                            -- signal NS_CROSSING : std_logic;
-- signal Ew_CROSSING : std_logic;
                                  signal NSred, NSamber, NSgreen, EWred, EWamber, EWgreen: std_logic; -- 1 bit NS and EW direction light signals
                                   signal NS_out_concat
signal EW_out_concat
signal EW_HR_pbreq
signal EW_HR_pbreq
: std_logic_vector(6 downto 0);
-- 1 bit concatenated signal for NS direction to output on 7-segment display (digit 1)
-- 1 bit concatenated signal for EW direction to output on 7-segment display (digit 1)
-- 1 bit holding registor output signal to state machine input
-- 1 bit holding registor output signal to state machine input
                                   signal NSClear, EWClear : std_logic;
                                                                                                                                                                                                                                 -- 1 bit holding register clear signals to clear crossing request
                            NS_out_concat <= NSamber & "00" & NSgreen & "00" & NSree; -- concatenatation for NS direction display signal [segments G,F,E,D,C,B,A] (digit 1) EW_out_concat <= EWamber & "00" & EWgreen & "00" & EWred; -- concatenatation for EW direction display signal [segments G,F,E,D,C,B,A] (digit 1)
                      -- blink

-- EW_a

-- EW_g

-- EW_d

-- NS_a

-- NS_g

-- NS_d
                           leds(1) <= NS_HR_pbreq; -- NS pedestrian crossing request displayed on leds(1)
leds(3) <= EW_HR_pbreq; -- EW pedestrian crossing request displayed on leds(3)</pre>
                                                                                                                                                                                                                                                                                                 -- removes any "cross-talk noise glitches" on the pb_n inputs and rst_n
-- converts push button inputs from active low to active high
-- synchronizer for NS direction also reset by synch_rst
-- synchronizer for even direction
-- synchronizer for reset button
-- state machine's clock and blink signals are created
-- holding registor for NS direction
-- holding registor for EW direction
-- Moore State Machine
              INSTO: pb_filters port map (clkin_50, rst_n, rst_n_filtered, pb_n, pb_n_filtered);

INSTO: pb_filters port map (clkin_50, rst_n, rst_n_filtered, pb);

INSTO: pb_filters port map (clkin_50, synch_rst, pb(), synch_rst)

INSTO: pb_filters port map (clkin_50, synch_rst, pb_n, synch_rst)

INSTO: pb_filters port map (clkin_50, synch_rst, pb_n, synch_rst)

INSTO: pb_filters port map (clkin_50, synch_rst, clkin_50, sm_clken, pbink_sig)

INSTO: pb_filters port map (clkin_50, synch_rst, clkin_50, sm_clken, pbink_sig)

INSTO: pb_filters port map (clkin_50, synch_rst, clkin_50, sm_clken, pbink_sig)

INSTO: pb_filters port map (clkin_50, synch_rst, clkin_50, sm_clken, pbink_sig)

INSTO: pb_filters port map (clkin_50, synch_rst, clkin_50, sm_clken, pbink_sig)

INSTO: pb_filters port map (clkin_50, synch_rst, clkin_50, sm_clken, pbink_sig)

INSTO: pb_filters port map (clkin_50, synch_rst, clkin_50, sm_clken, pbink_sig)

INSTO: pb_filters port map (clkin_50, synch_rst, clkin_50, sm_clken, pbink_sig)

INSTO: pb_filters port map (clkin_50, synch_rst, clkin_50, sm_clken, pbink_sig)

INSTO: pb_filters port map (clkin_50, sm_clken, pbink_sig)

INSTO: pb_filtered.

INSTO: pb_filtered.

INSTO: pb_filtered.

INSTO: pb_fil
                    END SimpleCircuit;
```

#### **Sub Files:**

### synchronizer.vhd

```
FI-- Lab Session 202
       -- Team #8
-- Meghana Reddy Vusirika (21053635) & Okusanya Oluwatise (21054732)
       library ieee;
use ieee.std_logic_1164.all;
⊟entity synchronizer is port (
                                                   -- 1 bit clock signal input
-- 1 bit reset button input
-- 1 bit input from pb(0), pb(1), or reset button
-- 1 bit synchronizer output (to be used in holding register as an input)
                     : in std_logic;
: in std_logic;
: in std_logic;
: out std_logic
           reset
din
       end synchronizer;
      □architecture circuit of synchronizer is
                                                               -- 2 bit temporary signal (as there are 2 flip-flops)
-- sreg(0) = signal that acts as the output of D-flip-flop 1 and input of D-flip-flop 2
-- sreg(1) = signal that acts as the output D-flip-flop 2
       Signal sreg : std_logic_vector(1 downto 0);
     BEGIN
     □PROCESS (clk) is
                                                           -- process updates with a clock
       begin
          if(rising_edge(clk)) then
                                                            -- when the clock signal is on its rising edge
              end process:
       dout <= sreg(1);
                                                           -- value of dout (output of the synchronizer) is set to the value of the sreg signal's 1st bit
```

#### PB\_inverters.vhd

```
□-- Lab Session 202
 3456789
           -- Team #8
           -- Meghana Reddy Vusirika (21053635) & Okusanya Oluwatise (21054732)
          library ieee;
use ieee.std_logic_1164.all;
10
       entity PB_inverters is port (
                                                                                                         -- converts push button inputs from active low to active high
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
               rst_n : in std_logic; --- 1 bit input from reset button before inverting (active low) rst : out std_logic; --- 1 bit input from reset input after inverting (active low) pb_n_filtered : in std_logic_vector (3 downto 0); --- 4 bit inputs from push buttons before inverting (active low) --- 4 bit inputs from push buttons after inverting (active high)
          );
          end PB_inverters;
        □architecture ckt of PB_inverters is
         -- convert active low inputs to active high using the NOT operator
       ⊟begin
              rst <= not(rst_n);
pb <= not(pb_n_filtered);</pre>
                                                                  -- assigning the inverted input of the rst_n to rst
-- assigning the inverted input of the rst_n to rst
          end ckt:
```

#### holding\_register.vhd

```
123456789
101121341561789
101121341561789
101121344456478
4951
       □-- Lab Session 202
|-- Team #8
|-- Meghana Reddy Vusirika (21053635) & Okusanya Oluwatise (21054732)
          library ieee;
use ieee.std_logic_1164.all;
        □entity holding_register is port (
                                                                            -- 1 bit clock signal input
-- 1 bit reset button input
-- 1 bit crossing signal clear input
-- 1 bit output from synchronizer used as an input here
-- 1 bit output that is held for the state machine
               reset
register_clr
din
dout
          end holding_register;
        parchitecture circuit of holding_register is
              Signal sreg : std_logic;
       ⊟BEGIN
        □PROCESS (clk) is
                                                                                                                        -- process updates with a clock
         beain
                                                                                                                        -- when the clock signal is on its rising edge
              if(rising_edge(clk)) then
        0-0-40
                                                                                                                        -- when the reset button is pressed {\hbox{\scriptsize --}} the value of the sreg signal is set to 0 (holding register is cleared)
                   if (reset = '1') then
    sreg <= '0';</pre>
                    else
    sreg <= ((sreg or din) and not (register_clr or reset));</pre>
                                                                                                                       -- value of the combinational logic between sreg, din, and -- register_clr is updated to the sreg signal
              end if;
                                                                                                                        -- value of dout (output of holding register) is set to the value
-- of the sreg signal (this value is used as an input to the state machine)
              dout <= sreg;
```

#### State\_Machine\_Moore.vhd

```
-- Lab Session 202
-- Team #8
-- Meghana Reddy Vusirika (21053635) & Okusanya Oluwatise (21054732)
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
                ⊟entity State_Machine_Moore is port (
                                 -- Inputs --
                             clk_50
clk_input
reset
NS_cross_req
EW_cross_req
blnk
                                                                                            : IN std_logic;
                                                                                                                                                               -- 1 bit clock input
-- 1 bit clock input
-- 1 bit reset input
-- 1 bit NS pedestrian request (outputs from holding registor) input
-- 1 bit NS pedestrian request (outputs from holding registor) input
-- 1 bit Ew pedestrian request (outputs from holding registor) input
-- 1 bit blinking signal (clock generator's output) input
                               -- Outputs --
                                                                                                                                                               -- 1 bit NS direction lights [red(seg a)] input
-- 1 bit NS direction lights [red(seg a)] input
-- 1 bit NS direction lights [red(seg a)] input
-- 1 bit NS direction lights [red(seg a)] input
-- 1 bit NS direction lights [red(seg a)] input
-- 1 bit NS direction lights [red(seg a)] input
-- 1 bit NS direction lights [red(seg a)] input
-- 1 bit EW pedestrian request (outputs from holding registor) input
-- 1 bit EW pedestrian request (outputs from holding registor) input
-- 1 bit EW pedestrian request (outputs from holding registor) input
-- 1 bit EW pedestrian request (outputs from holding registor) input
                                                                                             : OUT std_logic;
                               outNSgreen
                               outEWred
                               outEWamber
                              outEwamber
outEWgreen
NS_clear_crossing
EW_clear_crossing
NS_cross_display
EW_cross_display
                                                                                             : out std_logic_vector(3 downto 0) -- 4 bit current state number input which is to be displayed using leds 7 to 4
```

```
401
442
444
445
446
447
449
551
553
555
567
577
589
661
663
664
666
667
771
777
778
790
      ☐ Architecture SM of State_Machine_Moore is
        TYPE STATE_NAMES IS (SO, S1, S2, S3, S4, S5, S6, S7, s8, S9, s10, s11, s12, s13, s14, s15); -- values for the traffic light's 16 states (0-15)
        SIGNAL current_state, next_state : STATE_NAMES;
                                                                                                                 -- signals of type STATE_NAMES
      BEGIN
      ---state Machine: Moore
        -- REGISTER_LOGIC PROCESS
      ☐Register_Section: PROCESS (clk_input)
                                                                -- this process updates with a clock
         IF(rising_edge(clk_50)) THEN
                                                                  -- when the clock signal is on its rising edge
      þ
            IF (reset = '1') THEN
   current_state <= 50;</pre>
                                                                  -- when the reset button is pressed
-- the state jumps to state 0
            ELSIF (reset = '0' and clk_input = '1') THEN -- when reset button is not pressed and the state machine clock enable signal is active current_state <= next_State; -- the state machine moves on to the next state (current state is updated to the next state value)
           END IF:
       END PROCESS:
         -- TRANSITION LOGIC PROCESS
        ETransition_Section: PROCESS (NS_cross_req, EW_cross_req, current_state) -- NS_cross_req = NS (pb(0) pushed, pb(1) not)
-- EW_cross_req = EW (pb(1) pushed, pb(0) not)
 81
82
83
84
85
86
87
88
89
91
92
93
94
95
96
97
98
99
          BEGIN
        CASE current_state IS
                      WHEN SO =>
                       -- state jumps from 0 to 6 if crossing request is made in NS and not in EW (only pb(0) pushed) -- state goes to next state (1) otherwise
                           IF(NS_cross_req='0' and EW_cross_req='1') THEN
   next_state <= S6;</pre>
        占
                           next_state <= 56;
ELSE
  next_state <= 51;
END IF;
                       WHEN S1 =>
100
101
102
                       -- state jumps from 1 to 6 if crossing request is made in NS and not in EW (only pb(0) pushed) -- state goes to next state (2) otherwise
                           IF(NS_cross_req='0' and EW_cross_req='1') THEN
    next_state <= S6;</pre>
103
104
105
106
107
                           ELSE
                          next_state <= S2;
END IF;
108
109
110
                       WHEN S2 =>
                                                             -- no button is pushed, so go to next state
                           next_state <= S3:
111
112
113
                       WHEN S3 =>
                                                             -- no button is pushed, so go to next state
                           next_state <= S4;</pre>
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
                       WHEN S4 =>
                                                             -- no button is pushed, so go to next state
                           next_state <= S5;
                       WHEN S5 =>
                                                             -- no button is pushed, so go to next state
                           next_state <= S6;
                       WHEN S6 =>
                                                             -- no button is pushed, so go to next state
                               next_state <= S7;</pre>
                       WHEN S7 =>
                                                             -- no button is pushed, so go to next state
                               next_state <= S8;
                       WHEN S8 =>
                       -- state jumps from 8 to 14 if crossing request is made in EW and not in NS (only pb(1) pushed) -- state goes to next state (9) otherwise
                           next_state <= S9;
                           END IF;
```

```
138
139
                               WHEN S9 =>
                               -- state jumps from 9 to 14 if crossing request is made in EW and not in NS (only pb(1) pushed) -- state goes to next state (10) otherwise
           ᆸ
141
142
143
144
                                     IF(NS_cross_req='1' and EW_cross_req='0') THEN
    next_state <= S14;</pre>
           þ
           F
145
146
                                          next_state <= S10;</pre>
147
148
                                     END IF;
149
150
                               WHEN S10 =>
                                                                                    --no button is pushed, so go to next state
                                     next_state <= S11;</pre>
151
152
153
154
155
                               WHEN S11 =>
                                                                                   --no button is pushed, so go to next state
                                     next_state <= S12;
                               WHEN S12 =>
                                                                                   --no button is pushed, so go to next state
156
157
                                     next_state <= S13;
158
159
                               WHEN S13 =>
                                                                                    --no button is pushed, so go to next state
                                     next_state <= S14;</pre>
160
161
                               WHEN $14 =>
                                                                                   --no button is pushed, so go to next state
 162
                                     next_state <= S15;
163
164
165
166
                               WHEN S15 =>
                                                                                    --no button is pushed, so go to next state (goes back to state 0)
                                     next_state <= S0;
167
168
                        END CASE;
169
              END PROCESS;
170
178
171
172
173
174
175
              -- DECODER SECTION PROCESS
           Decoder_Section: PROCESS (current_state, blnk)
176
177
             9-- outNSred = NS direction red light (seg a)

-- outNSamber = NS direction amber light (seg g)

-- outNSgreen = NS direction green light (seg d)

-- outEWred = EW direction red light (seg d)

-- outEWgreen = EW direction green light (seg d)
           ⊟-- outNSred
178
179
180
181
182
183
184
              BEGIN
185
186
                        CASE current_state IS
 187
188
                                WHEN SO =>
                                                                        -- NS blinking green light; EW red light
                                outnSred <= '0';
outnSamber <= '0';
outnSgreen <= blnk;
189
190
191
192
193
194
195
                               outNsgreen <= DINK;
outEWred <= '1';
outEWamber <= '0';
outEWgreen <= '0';
state_num <= "0000";
NS_clear_crossing <= '0';
EW_clear_crossing <= '0';
NS_cross_display <= '0';
EW_cross_display <= '0';
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
                               WHEN S1 => -- NS
outNSred <= '0';
outNSamber <= '0';
outNSgreen <= blnk;
outEWred <= '1';
outEWamber <= '0';
outEWgreen <= '0';
state_num <= "0001";
NS_clear_crossing <= '0';
EW_clear_crossing <= '0';
NS_cross_display <= '0';
EW_cross_display <= '0';
                                                                        -- NS blinking green light; EW red light
                               WHEN S2 =>
OUTNSred <= '0';
OUTNSamber <= '0';
OUTNSgreen <= '1';
OUTFWamber <= '0';
                                                                        -- NS green light; EW red light
216
217
218
219
220
221
222
223
224
                               outEWamber <= '0';
outEWgreen <= '0';
state_num <= "0010";
NS_clear_crossing <= '0';
EW_clear_crossing <= '0';
NS_cross_display <= '1';
EW_cross_display <= '0';
                                                                                    -- NS crossing display: leds(0) turns on
```

```
226
227
228
229
230
231
                                                                                      WHEN S3 =>
outNSred <= '0';
outNSamber <= '0';
outNSgreen <= '1';
outEWred <= '1';
outEWamber <= '0';
outEWamper <= '0';
                                                                                                                                                                                                         -- NS green light; EW red light
232
233
                                                                                     outEWamber <= '0';
outEWgreen <= '0';
state_num <= "0011";
NS_clear_crossing <= '0';
EW_clear_crossing <= '0';
NS_cross_display <= '1';
EW_cross_display <= '0';
234
235
236
237
238
239
240
                                                                                                                                                                                                                                        -- NS crossing display: leds(0) turns on
                                                                                     WHEN S4 => -- N
outNSred <= '0';
outNSamber <= '0';
outNSgreen <= '1';
outEWred <= '1';
outEWamber <= '0';
outEWgreen <= '0';
state_num <= "0100";
NS_clear_crossing <= '0';
NS_cross_display <= '1';
EW_cross_display <= '0';
                                                                                                                                                                                                       -- NS green light; EW red light
                                                                                         WHEN S4 \Rightarrow
241
242
243
244
245
246
247
248
249
250
251
252
                                                                                                                                                                                                                                         -- NS crossing display: leds(0) turns on
                                                                                    WHEN S5 => -NS
OUTNSTED <= '0';
OUTNSAMBER <= '0';
OUTNSGREEN <= '1';
OUTEWREWRED <= '0';
OUTEWGREEN <= '0';
STATE_NUM <= '0101";
NS_clear_crossing <= '0';
EW_clear_crossing <= '0';
NS_cross_display <= '1';
EW_cross_display <= '0';
252
253
254
255
256
257
258
259
                                                                                                                                                                                                        --NS green light; EW red light
260
261
 262
263
264
                                                                                                                                                                                                                                        -- NS crossing display: leds(0) turns on
265
266
                                                                                        WHEN S6 =>
                                                                                                                                                                                                       -- NS amber light: EW red light
                                                                                       WHEN S6 =>
outNSred <= '0';
outNSamber <= '1';
outNSgreen <= '0';
outEWred <= '1';
outEWamber <= '0';
267
268
269
270
271
272
273
274
275
276
277
278
278
279
                                                                                      outEwamber <= '0';
outEwgreen <= '0';
state_num <= "0110";
NS_clear_crossing <= '1';
Ew_clear_crossing <= '0';
NS_cross_display <= '0';
Ew_cross_display <= '0';
                                                                                                                                                                                                                                     -- NS crossing display: leds(0) turns off (cleared)
                                                                                      WHEN S7 =>
OUTNSred <= '0';
OUTNSamber <= '1';
OUTNSgreen <= '0';
OUTEWred <= '1';
OUTEWgreen <= '0';
OUTEWgreen <= '0';
STATE_num <= "0111";
NS_clear_crossing <= '0';
EW_clear_crossing <= '0';
NS_cross_display <= '0';
EW_cross_display <= '0';
                                                                                                                                                                                                        -- NS amber light; EW red light
280
281
282
283
284
285
286
  287
288
289
290
291
 292
293
294
                                                                                       WHEN S8 => OUTNSTED CONTINUES OF THE PROPERTY OF THE PROPERTY OUTNS OF THE PROPERTY OF THE PRO
                                                                                                                                                                                                          -- NS red light; EW blinking green light
                                                                                         WHEN S8 =>
 295
296
 297
298
299
  300
301
  302
  303
  304
                                                                                      WHEN S9 =>
OUTNSred <= '1';
OUTNSamber <= '0';
OUTNSgreen <= '0';
OUTEWred <= '0';
  305
306
                                                                                                                                                                                                         -- NS red light; EW blinking green light
  307
  308
  309
                                                                                       outEwred <= '0';
outEwamber <= '0';
outEwgreen <= blnk;
state_num <= "1001";
NS_clear_crossing <= '0';
Ew_clear_crossing <= '0';
Ew_cross_display <= '0';
Ew_cross_display <= '0';
  310
311
  312
  313
  314
  315
316
317
```

```
WHEN S10 => -- N
OUTNSred <= '1';
OUTNSamber <= '0';
OUTNSgreen <= '0';
OUTEWred <= '0';
OUTEWamber <= '1';
OUTEWgreen <= '1';
State_num <= "1010";
NS_clear_crossing <= '0';
EW_clear_crossing <= '0';
NS_cross_display <= '0';
EW_cross_display <= '1';
 318
319
320
                                                                                                              -- NS red light; EW green light
                                                 WHEN S10 =>
 321
 322
323
 324
 325
 326
327
 328
329
                                                                                                                                -- EW crossing display: leds(2) turns on
 330
                                               WHEN S11 => -- NO OUTNS red <= '1'; OUTNS amber <= '0'; OUTNS green <= '0'; OUTEW red <= '0'; OUTEW red <= '0'; OUTEW red <= '1'; STATE _ NUM <= "1011"; NS_clear_crossing <= '0'; EW_clear_crossing <= '0'; NS_cross_display <= '0'; EW_cross_display <= '1';
                                                                                                             -- NS red light; EW green light
 331
 332
 333
 334
 335
336
 337
338
 339
340
 341
342
343
344
345
                                                                                                                               -- EW crossing display: leds(2) turns on
                                               WHEN S12 => -- NO OUTNS red <= '1'; OUTNS amber <= '0'; OUTNS green <= '0'; OUTEW red <= '0'; OUTEW red <= '0'; OUTEW red <= '1'; STATE PLANT == '100"; NS_clear_crossing <= '0'; EW_clear_crossing <= '0'; NS_cross_display <= '0'; EW_cross_display <= '1';
                                                                                                              -- NS red light; EW green light
 346
347
 348
349
 350
 351
352
 353
354
 355
                                                                                                                               -- EW crossing display: leds(2) turns on
 356
                                               WHEN S13 =>
outNSred <= '1';
outNSgreen <= '0';
outEWred <= '0';
outEWgreen <= '0';
outEWgreen <= '1';
state_num <= "1101";
NS_clear_crossing <= '0';
EW_clear_crossing <= '0';
NS_cross_display <= '0';
EW_cross_display <= '1';
 357
                                                                                                              -- NS red light; EW green light
 358
 360
 361
 362
363
 364
365
 366
 367
 368
                                                                                                                              -- EW crossing display: leds(2) turns on
 369
370
371
372
373
374
                                               WHEN S14 =>
outNSred <= '1';
outNSamber <= '0';
outNSgreen <= '0';
outEWred <= '0';
outEWgreen <= '1';
outEWgreen <= '0';
state_num <= "1110";
NS clear crossing <=
                                                                                                              -- NS red light; EW amber light
 376
377
                                               State_num <= 1110;

NS_clear_crossing <= '0';


EW_clear_crossing <= '1';

NS_cross_display <= '0';

EW_cross_display <= '0';
 378
379
                                                                                                                                -- EW crossing display: led(2) turns off (cleared)
 380
 381
 382
 382
                                               WHEN S15 => -- N:
OutNSred <= '1';
OutNSgreen <= '0';
OutEWred <= '0';
OutEWgreen <= '1';
OutEWgreen <= '1';
OutEWgreen <= '1';
State_num <= "1111";
NS_clear_crossing <= '0';
EW_clear_crossing <= '0';
NS_cross_display <= '0';
EW_cross_display <= '0';
 383
                                                                                                              -- NS red light; EW amber light
 384
385
 386
 387
 388
 389
 390
 391
392
 393
394
 395
                                                WHEN others => -- a
outNSred <= '0';
outNSamber <= '0';
outNSgreen <= '0';
outEWred <= '0';
outEWgreen <= '0';
outEWgreen <= '0';
state_num <= "0000";
NS_clear_crossing <= '0';
EW_clear_crossing <= '0';
NS_cross_display <= '0';
EW_cross_display <= '0';
                                                                                                               -- all segment lights off
 396
 397
 398
399
400
401
402
 404
405
406
407
408
409
410
                                     END CASE;
                         END PROCESS;
412
413
414
                        END ARCHITECTURE SM;
```

#### **Simulations:**


 Synchronizer and Holding Register Simulation (from Part B) (Annotated)




### (Original)



## Student 1 Simulation (from Part H) (Annotated)




### (Original)



# **State Machine:**

• State\_Machine Diagram



# • State\_Machine Table

	Source State	Destination State	Condition
1	S0	S6	(!NS_cross_req).(EW_cross_req).(Register_Section).(!reset)
2	S0	S1	(!NS_cross_req).(!EW_cross_req).(Register_Section).(!reset) + (NS_cross_req).(Register_Section).(!reset)
3	S0	S0	(!Register_Section) + (Register_Section).(reset)
4	S1	S6	(!NS_cross_req).(EW_cross_req).(Register_Section).(!reset)
5	S1	S2	(!NS_cross_req).(!EW_cross_req).(Register_Section).(!reset) + (NS_cross_req).(Register_Section).(!reset)
6	S1	S1	(!Register_Section).(!reset)
7	S1	S0	(reset)
8	S2	S2	(!Register_Section).(!reset)
9	S2	S3	(Register_Section).(!reset)
10	S2	S0	(reset)
11	S3	S3	(!Register_Section).(!reset)
12	S3	S0	(reset)
13	S3	S4	(Register_Section).(!reset)
14	S4	S0	(reset)
15	S4	S5	(Register_Section).(!reset)
16	S4	S4	(!Register_Section).(!reset)
17	S5	S6	(Register_Section).(!reset)
18	S5	S0	(reset)
19	S5	S5	(!Register_Section).(!reset)
20	S6	S6	(!Register_Section).(!reset)
21	S6	S7	(Register_Section).(!reset)
22	S6	S0	(reset)
23	<b>S</b> 7	S7	(!Register_Section).(!reset)
24	<b>S</b> 7	s8	(Register_Section).(!reset)
25	<b>S</b> 7	S0	(reset)
26	s8	s9	(!NS_cross_req).(Register_Section).(!reset) + (NS_cross_req).(EW_cross_req).(Register_Section).(!reset)
27	s8	s8	(!Register_Section).(!reset)
28	s8	S0	(reset)
29	s8	s14	(NS_cross_req).(!EW_cross_req).(Register_Section).(!reset)
30	s9	s9	(!Register_Section).(!reset)

31	s9	S0	(reset)
32	s9	s10	$(!NS\_cross\_req). (Register\_Section). (!reset) + (NS\_cross\_req). (EW\_cross\_req). (Register\_Section). (!reset) + (NS\_cross\_req). ($
33	s9	s14	(NS_cross_req).(!EW_cross_req).(Register_Section).(!reset)
34	s10	SO	(reset)
35	s10	s10	(!Register_Section).(!reset)
36	s10	s11	(Register_Section).(!reset)
37	s11	so	(reset)
38	s11	s11	(!Register_Section).(!reset)
39	s11	s12	(Register_Section).(!reset)
40	s12	so	(reset)
41	s12	s12	(!Register_Section).(!reset)
42	s12	s13	(Register_Section).(!reset)
43	s13	so	(reset)
44	s13	s13	(!Register_Section).(!reset)
45	s13	s14	(Register_Section).(!reset)
46	s14	so	(reset)
47	s14	s14	(!Register_Section).(!reset)
48	s14	s15	(Register_Section).(!reset)
49	s15	S0	(!Register_Section).(reset) + (Register_Section)
50	s15	s15	(!Register_Section).(!reset)