
- Clocked sequential circuit a logic design circuit which includes flip-flops with clock inputs.
- May or may not include combinational logic gates.
- State table and state diagram describe the behavior of a sequential circuit.

- Behavior of a clocked sequential circuit determined from the inputs, outputs and the state of its flip-flops.
- Outputs and next state are both function of the inputs and the present state.
- Analysis of a sequential circuit obtaining a table or a diagram for the time sequence of inputs, outputs and internal states.

• State equations: algebraic description of behavior of a clocked sequential circuit.

Transition equation – specifies the next state as a function of the present state and inputs.



$$A(t+1) - Ax + Bx$$

$$B(t+1) - A'x$$

$$y = (A + B)x'$$

$$A(t+1) = A(t)x(t) + B(t)x(t)$$

$$B(t+1) = A'(t)x(t)$$

$$y(t) = [A(t) + B(t)]x'(t)$$

- sequential circuit with m flip-flops and n inputs needs 2^{m+n} rows in the state table.
- Binary numbers from 0 through 2^{m+n} 1 are listed under the present-state and input columns.
- Next-state section has *m* columns, one for each flip-flop.
- Output section No.of columns = No. of output variables.

State table - 1


	sent ate	Input		ext ate	Output
Α	В	X	A	В	<i>y</i>
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

State table - 2

Second Form of the State Table

Present		N	ext	Stat	Output		
	ate	x =	0	x :	= 1	x = 0	<i>x</i> = 1
Α	В	A	В	A	В	y	y
0	0	0	0	0	1	0	0
0	1	0	0	1	1	1	0
1	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0

State diagram




A directed line connecting a circle with itself - no change of state occurs.

- State diagrams Graphical representation of information available in state-table.
- Each state represented by a circle.
- Transition between the states directed lines connecting the states.
- Input during the present state
 / output during the present

 PR PADMAYATH LANGE TO THE given input.


 10

sequential circuit – example 2



Sequential circuit with *D* flip-flop


Present state	Inputs	Next state
A	x y	A
0	0 0	0
0	0 1	1
0	1 0	1
0	1 1	0
1	0 0	1
1	0 1	0
1	1 0	0
1	1 1	1



(b) State table

Sequential circuit with *D* flip-flop

Sequential circuit – example 3




Sequential circuit with JK flip-flop

State Table for Sequential Circuit with JK Flip-Flops


	sent ate	Input		ext ate	Flip-Flop Inputs			
A	В	X	A	В	J _A	K _A	J _B	K _B
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0

Sequential circuit with JK flip-flop



State diagram


Sequential circuit – example 4




State Table for Sequential Circuit with T Flip-Flops


Present State		Input		ext ate	Output
A	В	X	A	В	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1

Mealy and Moore state machines







Mealy FSM




Mealy FSM




Moore FSM



Moore FSM



Moore FSM




State reduction


State reduction

 Reduction in number of flip-flops in a sequential circuit – state reduction.

- Reduces the number of states from a state table
 - keeping the external input output requirements unchanged.



state	a	a	\boldsymbol{b}	\boldsymbol{c}	d	\boldsymbol{e}	f	f	g	f	\boldsymbol{g}	a
input	0	1	0	1	0	1	1	0	1	0	0	
output	0	0	0	0	0	1	1	0	1	0	0	



state	a	a	\boldsymbol{b}	\boldsymbol{c}	d	\boldsymbol{e}	f	f	g	f	g	a
input	0	1	0	1	0	1	1	0	1	0	0	
output	0	0	0	0	0	1	1	0	1	0	0	

- Output and state sequence for a given input sequence.
- Top of the next column indicates next state.
- Problem of state reduction finding ways to reduce the number of states in a sequential circuit without altering input/output relationships.

state	a	a	\boldsymbol{b}	\boldsymbol{c}	d	\boldsymbol{e}	f	f	\boldsymbol{g}	f	\boldsymbol{g}	a
input	0	1	0	1	0	1	1	0	1	0	0	
output	0	0	0	0	0	1	1	0	1	0	0	

State Table

	Next	State	Output		
Present State	x = 0	<i>x</i> = 1	x = 0	<i>x</i> = 1	
а	а	b	0	0	
b	c	d	0	0	
c	a	d	0	0	
d	e	f	0	1	
e	a	f	0	1	
f	g	f	0	1	
g	a	f	0	1	

- "Two states are said to be equivalent if, for each member of the set of inputs, they give exactly the same output and send the circuit either to the same state or to an equivalent state."
- When two states are equivalent, one of them can be removed without altering the input output relationships.

-	_		_		
•	+~	to.		h 1	_
	LU	LE	rai	IJ	Ľ

	Next	State	Output		
Present State	x = 0	<i>x</i> = 1	x = 0	<i>x</i> = 1	
а	а	b	0	0	
b	c	d	0	0	
С	a	d	0	0	
d	e	f	0	1	
е	a	f	0	1	
f	g	f	0	1	
g	a	f	0	1	

- e and g same next state, same output for both input combinations.
- g and e equivalent states with

Reducing the State Table


	Next	State	Output		
Present State	x = 0	x = 1	x = 0	x = 1	
а	а	b	0	0	
b	\boldsymbol{c}	d	0	0	
C	a	d	0	0	
d	e	f	0	1	
e	a	f	0	1	
f	e	f	0	1	

- Row with present state g removed
- State g replaced with state e each time it occurs in next state column representation of the state of the

Reduced State Table

Present State	Next State		Output	
	x = 0	<i>x</i> = 1	x = 0	<i>x</i> = 1
а	а	b	0	0
b	С	d	0	0
c	а	d	0	0
d	e	d	0	1
e	a	d	0	1

Final reduced state table – 5 states.



Final reduced state diagram

Design procedure for sequential circuits

- Design starts from set of specifications logic diagram or a list of Boolean functions.
- Truth table combinational circuit, state table sequential circuit.
- Design specification state table or state diagram choose the flip-flops + required combinational circuits.
- No.of flip-flops no. of states needed.
- Derive Combinational circuit by the evaluation of flipflop input –output equations. NITK


Design procedure for sequential circuits

- 1. From the word description and specifications of the desired operation, derive a state diagram for the circuit.
- 2. Reduce the number of states if necessary.
- 3. Assign binary values to the states.
- 4. Obtain the binary-coded state table.
- 5. Choose the type of flip-flops to be used.
- **6.** Derive the simplified flip-flop input equations and output equations.
- 7. Draw the logic diagram.

Design procedure for sequential circuits

- Logic synthesis tools (software) develop HDL description from state diagram.
- Synthesis tools determine the circuit elements and structure – implements the description.
- Automated synthesis tools in industries designing massive integrated circuits.


Design a circuit that detects a sequence of three or more consecutive 1's in a string of bits coming through an input line..



State diagram – HDL tools – manual design.


Next step – state table – state assignment.

Four states – two binary variables – implement the design with D flip-flops.




State Table for Sequence Detector

Present State		Input	Ne Sta	xt ate	Output		
A	В	X	A	В	y		
0	0	0	0	0	0		
0	0	1	0	1	0		
0	1	0	0	0	0		
0	1	1	1	0	0		
1	0	0	0	0	0		
1	0	1	1	1	0		
1	1	0	0	0	1		
1	1	1	1	1	1		



K-Maps for sequence detector



Flip-flop characteristic table

Flip-Flop Characteristic Tables

J	K	Q(t + 1))
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	Q'(t)	Complement

D Flip-Flop

D Q(t + 1) 0 0 Reset 1 1 Set

T Flip-Flop

T	Q(t + 1)	
0	Q(t)	No change
1	Q'(t)	Complement

Flip-flop excitation table

- Characteristic table useful analyzing the next state when the present state and input known.
- In design process present state to next state transition is known – need to identify the flip-flop input conditions making required transition.

Flip-Flop Excitation Tables


Q(t)	Q(t=1)	J	K		Q(t)	Q(t=1)	T
0	0	0	X	'	0	0	0
0	1	1	\mathbf{X}		0	1	1
1	0	X	1		1	0	1
1	1	X	0		1	1	0

State Table and JK Flip-Flop Inputs


Present State				ext ate
A	В	X	A	В
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	1	1
1	1	0	1	1
1	1	1	0	0

State Table and JK Flip-Flop Inputs


Present State		Input		Next State		Flip-Flop Inputs				
A	В	<i>X</i>	A	В	J _A	K _A	J _B	K _B		
0	0	0	0	0	0	X	0	X		
0	0	1	0	1	0	X	1	X		
0	1	0	1	0	1	X	X	1		
0	1	1	0	1	0	X	X	0		
1	0	0	1	0	X	0	0	X		
1	0	1	1	1	X	0	1	X		
1	1	0	1	1	X	0	X	0		
1	1	1	0	0	X	1	X	1		



Maps for J and Kainput equations




Logic diagram for sequential circuit with JK flip-flops




State diagram of three-bit binary counter

State Table for Three-Bit Counter

Present State		Next State			Flip-Flop Inputs			
A ₂	A ₁	A_0	A ₂	A ₁	A_0	T _{A2}	<i>T_{A1}</i>	T _{AO}
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	1	1
1	1	1	0	0	0	1	1	1




Maps for three-bit binary counter



Logic diagram of three-bit binary counter


- Timing relationship between the inputs, outputs and clock for sequential circuits.
- Timing diagrams important –sequential circuits used as a part of larger digital system.
- State change always occurs in response to active clock edge.
- Circuit output change at the time of flip-flops state change / input change – depends the type



Block Diagram for Parity Checker


One input, clock
Serial data coming
in(data enters the


coguantially



Example 0f 8 bit words with odd parity

- One input, clock
- Serial data coming in(data enters the circuit sequentially – one bit at a time.)
- Sequence of 0's and 1's applied to the X input.
- Output Z = 1, if the total number of 1 inputs received odd – i.e – input parity odd.
- Output Z = 0, error in transmission, total no.of one received is even parameter. NITK 56






Block Diagram for Parity Checker

State Graph for Parity Checker

(a)									
Present	Next !	State	Present						
State	X = 0	<i>X</i> = 1	Output						
S ₀	S ₀	<i>S</i> ₁	0						
<i>S</i> ₁	<i>S</i> ₁	S_0	1						


		\	/			
	(Q ⁺	7			
Q	<i>X</i> = 0	<i>X</i> = 1	<i>X</i> = 0	<i>X</i> = 1	2	Z
0	0	1	0	1	()
1	1	0	0	1	1	1

(b)




State Table for Parity Checker

Parity Checker



Waveforms for Parity Checker

Moore sequential circuit



- X input synchronized with clock. Initial state A = B = 0
- State change occurs after the rising edge of the clock.
- Z = A EX-OR B.
- $X = 0 D_A = 1 \text{ and } D_B = 0$
- Next state A = 1, B = 1, after first rising edge of the clock.

 OR PADMAVATHIL, NITK

 61

• X = 01101

•
$$A = 0$$
, $B = 0$, $X = 0$, $Z = 0$, $D_{A} = 1$ and $D_{B} = 0$

•
$$A = 1$$
, $B = 0$, $X = 1$, $Z = 1$, $D_A = 0$ and $D_B = 1$

•
$$A = 0$$
, $B = 1$, $X = 1$, $Z = 1$ $D_A = 1$ and $D_B = 1$


•
$$A = 1$$
, $B = 1$, $X = 0$, $Z = 0$ $D_A = 0$ and $D_B = 1$

•
$$A = 0$$
, $B = 1$, $X = 1$, $Z = 1$ $D_A = 1$ and $D_B = 1$

•
$$A = 1, B = 1$$


$$X = 0$$
 1 1 0 1
 $A = 0$ 1 0 1 0 1
 $B = 0$ 0 1 1 1 1
 $Z = (0)$ 1 1 0 1

Moore sequential circuit



Timing Chart


Mealy sequential circuit



Mealy sequential circuit

```
X = 1 \quad 0 \quad 1 \quad 0 \quad 1
A = 0 \quad 0 \quad 0 \quad 1 \quad 1 \quad 0
B = 0 \quad 1 \quad 1 \quad 1 \quad 0
Z = 1(0) \quad 1 \quad 0(1) \quad 0 \quad 1 (False outputs are indicated in parentheses.)
```

Mealy sequential circuit



- Necessary to interpret the output waveform carefully in a Mealy circuit.
- After change in circuit state before change in input – output temporarily assume an incorrect value – false output.
- False value circuit changed to new state, but old input associated with the previous state is still present.

- Mealy circuit output only of interest immediately proceeding the active clock edge.
- Extra output changes might occur between active clock edges – should be ignored.
- False outputs glitches and spikes.
- State change output change input has not changed to new value – output value may not be correct – results in false output or glitch.
- Ignoring the false outputs vath Z NTK 11001

- Moore circuit output change only when the flip flop changes state – which is synchronized with the clock – no false outputs or glitches in a Moore circuit.
- Displacement of output sequence w.r.t input sequence Moore circuit.


Interpretation of timing charts

When constructing timing charts, note that a state change can only occur after the rising (or falling) edge of the clock, depending on the type of flip-flop used.


The input will normally be stable immediately before and after the active clock edge.

For a Moore circuit, the output can change only when the state changes, but for a Mealy circuit, the output can change when the input changes as well as when the state changes. A false output may occur between the time the state changes and the time the input is changed to its new value. (In other words, if the state has changed to its next value, but the old input is still present, the output may be temporarily incorrect.)


For Mealy circuits, the best time to read the output is just before the active edge of the clock, because the output should always be correct at that time.





General Model for Mealy Circuit Using Clocked D Flip-Flops





General Model for Moore Circuit Using Clocked D Flip-Flops













Xi	y_i	c_i	c_{i+1}	Si
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




Present	Next State				Present Output (Z_1Z_2)			
State	$X_1 X_2 = 00$	01	10	11	$X_1X_2=00$	01	10	11
So	S ₃	S ₂	S ₁	So	00	10	11	01
S ₁	S ₀	S_1	S_2	S ₃	10	10	11	11
S ₂	S ₃	S_0	S_1	S ₁	00	10	11	01
S ₃	S ₂	S ₂	S ₁	So	00	00	01	01


State table with multiple input and output



Timing chart – example



Timing chart – example



 Each time input X changes, trace the changes on the state graph, state table, the circuit and the timing chart.

- Several changes in input affects output as well.
- Input must assume correct value before the rising edge of the clock – output should be read at this time (D).
- After rising edge of the clock no state change no output change.
- Input changes to new value output change to its new value (F) – should be read before the next rising clock edge.

Input and output sequence before each rising edge of the clock

$$X = 0 \ 1 \ 0$$

 $Z = 1 \ 1 \ 0$

 Verify this in state table, state graph and state diagram.