Digital System Design - Assignment 4 Name: Megh Mandy Bhalerao Roll No: 16EE234 1) a) 8x8 array multiplier: For nxn array multiplier: n2 AND gate, n(n/2) Full adders, n-half adders : 64 AND gates 48 Full addess : 8 Half adders b) 8 x 8 array multiplier tg (AND gate delay) = Ins tad (HA/FA delay) = 2ns We know that, the longest fath from input to output goes through. n-adders in the top row, n-1 adders in the bottom row and n-3 adders in the middle row. Hence, worst case multiply time is (3n-4) tad + tg = (3x8-4) 2ns + lns

Scanned with CamScanner

Worst case can be improved to 2ntad + to by forwarding carry from each adder to diagonally lower adder.

Hence, the time be comes.

2x8x2ns+ Ins = 33ns

c) Assuming worst case time (time taken by array multiplier is 41 ns).

In an add and shift multiplier: the worst care number of changes in state is 2n+2, which takes 2n+1 clock cycles, assuming in! is the # of bits multiplier.

For 8 bit add-shift multiplier:

: 2x8+1 = 17 clock cycles

17 dock cycles -> 41 ns

1 dock -> 2 - 4 ths

T= (time period of 1 clockcyd): 41 ns = 2.411ns

f (of clock cycle) = 0.4147 x10 Hz (f of dock)

2) a) 
$$16 \times 16$$
 array multiplier

AND gates =  $n^2 = 256$  AND gates

# of Addess =  $n(n-2) + n = 16 \times 14 + 16$ 

(HA 4FA)

FA HA = 240 addess


b) Worst (asc/Longest deby in standard array multiplier representation:

(3n-4) tad + tg -> Without improvement

2n tad + tg -> With improvement -> forward


carry from each adder to diagonally lower

adder



3) b) The Carry Look- shood adder is the fartest bit adders The CLA predicts the carry before it is calculated Ci = Gi + Pi. Ci-1 Gi = A: Bi, Pi - A/ (1); @ From this recursive equation, all the corrys can be predicted in advance carry in of 4-bit addn. B/ 63/+18/ 62/+19. G = G, + P2 (G, + P, Go + P, Po (-1) = G2 + P2 G, + P2 P, Go & P2 P, BC-1 second -lost Directly but hit C3 = G3 + P3 C2 = G3 + P3 (G2 + RG1 + RP, G0 + RP1 12 (-1) (3) = Gs + P3G2 P3P2 (1-1) + P3P2 P3 (20 - (P3P2 P3) (C-1) Los Can directly get last bil. (No need to calculate intermediate cirant.


The general form for the delay of CLA with L-levels '15 2(2L-1) +4 = 4L+2 gate delays Here # of levels for 4 bit CLA (faslest) = 1 . . 4x1 +2 gate delay =) 6 tg = 6x Sns = (30 ns) delay in CEA 1001 detectir: # of sq. boxes in ASM = # of state of the system. State diagram for 1001 detector 1001 - detection So -> Reset state State diagram




thowever, the convoice g(Q) -> g(Q,X) is not possible since we need to add another dependency on X, but there is no such provision made in the marking representation for a moore machine 1) Mealy can be represented as Moore,

(3) But Moore could be represented on mealy 6) The ASM can be converted into the. table for easier analysis. (2 states) | K = doul, core

Present 8	t state	7.	m the ext sta 00 00 80	8,	M diagram (2) Storm) Output (2) 81 O
> Encoding the states as numbers:  NS (I/p = AD frm) Output  O O O 1 O 1 O 1  O O O 1 O 1					
	Truth A	table B	fr Qt.	the	corresponding state table  [2 = Q] (From T)
0	0	0	0		This is the
0	0	1	0	0	characteristic earn (exci
0		0	1	0	
0					JK Flip flop wher
	0	0		/	J= A
	0		()		L = B
	\ \	O	0		





Hence, the statement is FALSE. Since if result is (2) 1001, 0/10 muit be added Greater than (Not less-lhau) 10) 4-bit adder: 14 - in binary form - 1110 7 s in binary 4bit form 0111 -> B .. The 4 bit adder will look like: FA · 6349 = 110 (21) (Correct Sum) (453525, So: 10101