Mini Roject - Digital System Design: EESII Roll Number: 16 EE 234 Name: Megh Manoj Bhalerao Question # 3 Design a controller for a three-number digital combination lock. The lock has a 4-bit register that accepts entered numbers (0-9) from the keypad . Each number will be stable for a minimum of 200ms from the time a number valid signal NV is arsorted after the valid signal NV is become stable. The entered number has become stable. If system has a IkHz clock available. If correct sequence of three numbers is entered an output signal UNILK is asserted for 1 round. If three incorrect sequences of numbers are entered successively, the control circuit should become inactive for approximately 5 minutes. Show all important design steps and state ony reasonable assumptions made.

Solution: & Block diagram - Simplified Version. > Outpul

Input Combination

Lock System

(X) (Seayuential cht)

CLOCK


X -> How is X calculated?

-)X is calculated based on the entered (ode and the already existing rode (which is the correct code for the machine).

X = 0 -> If code is some different (No match) X = 1 -> It code is some, i.e. it matches.


How is X implemented?

using a simple X - can be implemented subtractor circuit which ralculates the giren input and difference between the the true key.



Moro we have to implement the main logic of the circuit of the digital combination lock. Hence we use the state diagram to obtain the following.


Moore state diagram



State tables

	Next	slak	: 1 i 1
State	X=0	X=1	Output (Z)
Sinit	81	Stind	0
21	82	Stinal	0
82	Sinit	Blind	0
Stinal	81	Stinu	1

Converting	-lhc	state	diagram	and	encodiy	the
states	into	binary	symbols:		,	
Q _o Q ₁	(X = D), Q, t X = 01	Output (7)			
00	01	11	0			, A
01	10		0			**
10	00		0			The second secon
	01	11				
	-					
	•	II Truth	table			
		V				
Q. Q.	*	Qot Qi	+ 7			
0 0	0	0 1	0			
00		1 1	0			
01	0	1 0) 0			
01	1	1 1	0	* * * * * * * * * * * * * * * * * * *		
10	0	0 0	0			
10	1	11	0			- 1 A.
11	0	0 1	1 2			



We	use a	course	circuit	to	count upto
		number			
2	۷	e have	to wait	for	1 second

Since we have to wait for I second after Z-1 start country after Z-1 for 1000 cycles of the clock

Since 1: 1000 112



We also have to wait for 5 mins after


3 invorred Inpuls -> i.e 300x 1000

clock cycles -> hence we need to

used in (300xxxxxxxx) [int (log (300x1000))+1]

counters = 19 months. Flip flops.


Implementation of delay circuits: @ We have some delay circuits between states (as mentioned in the question Drowing the state table again: Next state Output (Z) States Stind Sinit Stind \$ ₂ Simil Stinal Stinal Stine 51 7 Delay-1 sec Diagram 1 sec delay delay



Hence, we have to design 19 bit upcounter to implement delay of 1 sec & max of 5 mins: Since 19 is a very high number: Lets see the design using 4 bit asymphonous Counter: (T-Aip Hops) Logic To Just Resert Qo Qo Q Prinary Representation of 300×1000 100(00100 11111 00000 Take Normal of 1's bib and complemen of 0's bits and AND them. AND this and 2 to activate the me

Scanned with CamScanner

-> We also have it S2 -> then 5 mins as mentioned previously delay for -> 82 -> 10 - Quo, QoQ, if $(Q_0\overline{Q_1}) == 1$ d Delay for Smini if (2 ==) Delay for Isec The complete block diagram looks like: P.T.O.



Assumptions:

(1) No input is given when the system is
in delay state

Verilog codi module lock (dk,d, UNLK, LK); input clki input (3:0) d output UNLK, UK; 25:07 v, Pullul sy [1:0] i ry (2:0) state, neet state eg NV, W, UNLI /time scale: Ims/Ins initial P1 = 4 60010 / //password is set 6 158 bejin P2: 4'60101 i P3= 4 610001 state=0; next state=01 UNLX =0; LK =0. NU:0; 1-0/al

```
2) & hagin
        if (q == p3) begin
                                 11 60,000ms = 1 second
        UNLK =1; #6000
         UNLE = 0;
        next state = 0;
     else begin
          izitli
          if (i == 3) begin
          LK=1 ; #300000 = Smins
          LK =0 i
          1=0
      next state = 0;
   end
end
  3: begin
        next state = 4;
     end
 4: hegin
       isitli
       if (i == 3) begin
        LK =1; # 3 00,000
       LK = 0%
        1=0%
    nextstate =0;
```

2) always Q(qv) // change in q main loop begin case (state) O: begin if (q == P1) begin next state = 1; end else bejon hextstate =31 if (q = = p2) nextstate = ?; else beşin nextstate = 4; end

end madule q is ignored during above delays on leday 11 (honge in declared inside always block. always @ (d) / gen NV signal for 200 ms afteriff if (d/=4/60009) begin NV = 1; # 200 // fimescale 15 (ns/Im) // # 200 implier woom! NV:01 end alway @ (negedge doch) hegin state <= nextstate; if (NV] = 1 le l = 4 60000) gre=d
end
end