

Experiment 3

CSE460: VLSI Design Lab

Submitted To

Mehedi Hasan Himel Lecturer Department of Computer Science and Engineering BRAC University

Submitted By

Mehadi Hassan

ID: 17101177

Section: 13

Summer 2020

Example 01:




Figure 1: Example 01 Verilog HDL Code [Part 01]




Figure 2: Example 01 Verilog HDL Code [Part 02]




Figure 3: Example 01 Vector Waveform Simulation




Figure 4: Example 01 State Diagram

<u>Discussion</u>: Given task is a pattern recognition FSM which identifies if the previous four input values are either 1001 or 1111. If the pattern matches it outputs 1 otherwise 0.

In the verilog HDL code after defining the variables we first set the state to S0 if reset is set low otherwise we continue with case statement. As per the previously defined state table we change the states using the case statement and finally assign output (z) to high if the state is S4 for 1111 or S7 for 1001.

Task 01:




Figure 5: Task 01 Verilog HDL Code [Part 01]




Figure 6: Task 01 Verilog HDL Code [Part 02]




Figure 7: Task 01 Vector Waveform Simulation




Figure 8: Task 01 State Diagram

<u>Discussion:</u> Given task is a sequential circuit which takes two inputs (w1, w2) and for four clock cycle if the both inputs match then it outputs high on the same clock cycle, which makes it a Mealy type FSM. For exmaple-

w1: 0 1 1 0 1 1 1 0 0 0 1 1 0 w2: 1 1 1 0 1 0 1 0 0 0 1 1 1z: 0 0 0 0 1 0 0 0 0 1 1 1 0

To do this task, at first both the inputs are XOR with each other and as we know from XOR truth table if the input match it will output a zero. So, in the positive clock cycle if the output is zero we go to the next state and if its one revert to the first state. In the if else block we have to check this condition using case statement. If the XOR results (x) zero we change the present state (y) to next state. At the end if its reaches the final state which is S4, then we assign z as high (1). So S0 to S4 in the four clock cycle if the input matches the output will be one otherwise zero.

Task 02:




Figure 9: Task 02 Verilog HDL Code [Part 01]




Figure 10: Task 02 Verilog HDL Code [Part 02]




Figure 11: Task 02 Vector Waveform Simulation




Figure 12: Task 02 State Diagram

<u>Discussion:</u> The task gave an FSM denoted by a state-assigned table and asked implement the system using Verilog HDL code.

In the always block the system works on postive edge clock or resets and negative edge of reset pin. At fist in the if-else we check whether its reset 0 or not otherwise we proceed with the state table. According to table the system outputs high when it reaches state S3. So, we output (z) to high if the present state is S3. If not we forward using case and check the states accordingly. And based on the input (w) we change the present state (y) values.