1. 1 to 4 Demultiplexer




Figure 1: 1 to 4 Demultiplexer using Verilog HDL [Part 01]




Figure 2: 1 to 4 Demultiplexer using Verilog HDL [Part 02]




Figure 3: 1 to 4 Demultiplexer Vector Waveform Simulation

<u>Discussion</u>: 1 to 4 Demultiplexer consists has one input, four outputs, and two control lines to make select the output pin. Whichever output pin is selected through the switches the input passes to that line. In the Verilog HDL Code, if the enable is set low the output is set to 0 otherwise we proceed. In the if block we check for the selected switch and pass input to that output line. For reducing error y has been cleared to 0 beforehand.

2. 3 to 8 Decoder

```
    Elle
    Edit
    View
    Project
    Assignments
    Processing
    Jools
    Window
    Help

    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □<
                                                                                                                                                                                                                                                                                        _ 8 x
                                                                                     roject Navigator _____ ^ ×
                                                                          Compilation Report - Flow Summary
                                     € Exp02Task02.v
  FLEX10KE: AUTO

bd Exp02Task02 8
                                     •
                                                         1 =module Exp02Task02( i , y);
                                                        2 input [2:0] i;
                                                        3 output reg [7:0] y;
                                                        4
                                     緸
                                                        5 always @(i)
                                                         6 =begin
                                                                                if (i == 3'b000)
                                                        7
 8 =
                                                                                begin
                                                        9
                                                                                y = 0;
                                                      10
                                                                                y[0] = 1;
                                     11
                                                                                end
                                     267
268
                                                      12
                                                      13
                                                                                else if (i == 3'b001)
                                                      14 =
                                                                                begin
                                                      15
                                                                                y = 0;
                                                                                y[1] = 1;
                                                      16
                                                      17
                                                                                end
                                                      18
× |Message: 0 of 43
                                     th ₽ Location:
 Type here to search
                                                                                                                                                                                                              D: 15.35 kB/s へ 🌡 🖨 非 🔞 🐿 🦟 🗘 25
```

Figure 4: 3 to 8 Decoder using Verilog HDL [Part 01]




Figure 5: 3 to 8 Decoder using Verilog HDL [Part 02]




Figure 6: 3 to 8 Decoder using Verilog HDL [Part 03]




Figure 7: 3 to 8 Decoder Vector Waveform Simulation

<u>Discussion</u>: 3 to 8 Decoder has 3 input pins and 8 output pins. It outputs high on the data line based on the given input binary values. For example if $(111)_b$ is given then the 7 number output channel will be given high as output and rest of them will be low. In the Verilog HDL Code, if. else-if block checks the given input and then outputs 1 to that data line. At first we make the whole output line to zero and then assign 1 as output.

3. Up-Down Counter

```
🐫 Quartus II - D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task03/Exp02Task03 - Exp02Task03 - [Exp02Task03.v]

    € File Edit View Project Assignments Processing Tools Window Help

    □ ☎ □ ☎ □ ☎ | ☎ | % □ ☎ | ⋈ ⋈ □ | Exp02Task03

                                                  Compilation Report - Flow Summary
                    ⊕ Exp02Task03.v
                                 ■module Exp02Task03(clk , reset ,
 Exp02Task03.v
                    ...
                                                                                    UpDown , count);
                                input clk , reset , UpDown;
output [3 : 0] count;
                             6 reg [3 : 0] count = 0;
                    緸
                             8 always @(posedge(clk))
                             9 ≡begin
10
                                         if (reset == 1)
                            11
                                              count <= 0;
                            12
                    •
                            13
                   267
268
                            15 =
                                              begin
                            16
                                              if (UpDown == 1)
                            17 =
                                                    begin
                            18
                                                     if (count == 15)
                            19
                                                           count <= 0;
                                                     else
                            2.0
X System (99) A Processing (9) & Extra Info & Info (9) & Warning & Critical Warning & Error & Suppressed & Flag /
Message: 0 of 16
                   th ₽ Loca
     press F1
 Type here to search
```

Figure 8: Up-Down Counter using Verilog HDL [Part 01]




Figure 9: Up-Down Counter using Verilog HDL [Part 02]




Figure 10: Up-Down Counter Vector Waveform Simulation

<u>Discussion:</u> Up-Down Counter is a bidirectional counter, which can count upwards and downwards at any given time.

In the Verilog HDL Code, first assign clk, reset and UpDown as input and count as output. The code works on positive clock cycle and then if reset is high then the count is set to 0. We have set UpDown 1 to up counter and 0 to Down counter. If the up counter hits 15 then we reset to 0 or the Down counter hits 0 we reset to 15. We increase or decrease the count by one value based on the UpDown value.

4. Ring Counter




Figure 11: Ring Counter using Verilog HDL




Figure 12: Ring Counter Vector Waveform Simulation

<u>Discussion:</u> Ring counter is a type of counter that shifts the counter by one bit hence it makes a ring shape. If the clr is high then we reset the count to 1000 as it is the initial start. then in every clock by using non blocking notation we update the previous value to the next value which is another word shifting the value and hence makes a ring shape.

5. Johnson Counter




Figure 13: Johnson Counter using Verilog HDL




Figure 14: Johnson Counter Vector Waveform Simulation

<u>Discussion:</u> Johnson Counter can count twice the number of Ring counter by having the same number of flip flops. It is used to count the data in a continuous loop.

The counter works on positive clock cycle. If the clear is high then we make the input as 0000. On the other hand, We shift the values but on Q_0 we pass the inverse of Q_3 which makes a continuous loop. For example if the counter starts at 0000 on next iteration it will be 0001 and then 0011 and so on. It will make a continuous loop and this is how a Johnson Counter works